

 PIONEER

# Service Manual

CIRCUIT & MECHANISM  
DESCRIPTIONS  
REPAIR & ADJUSTMENTS



ORDER NO.  
ARP-683-0

PERSONAL COMPUTER

# PX-7

**MSX**

MODEL PX-7 COMES IN TWO VERSIONS DISTINGUISHED AS FOLLOWS:

Type	Voltage	Remarks	RF OUTPUT
HE	AC220V, 240V (switchable)	European continent model	G/PAL UHF 38 + 1 ch
HB	AC240V, 220V (switchable)	United Kingdom model	G/PAL UHF 38 + 1 ch

• This service manual is applicable to the HE and HB types.

## CONTENTS

1. SPECIFICATIONS .....	2	9. ELECTRICAL PARTS LIST .....	44
2. PANEL FACILITIES .....	12	10. ADJUSTMENTS .....	48
3. DISASSEMBLY .....	21	11. INSPECTION ROM INSTRUCTION MANUAL .....	53
4. PARTS LOCATIONS .....	23	12. BLOCK DIAGRAM .....	69
5. EXPLODED VIEWS AND PARTS LIST .....	25	13. CIRCUIT DESCRIPTION .....	73
6. PACKING .....	28		
7. CONNECTION DIAGRAM .....	29		
8. SCHEMATIC AND P.C. BOARDS CONNECTION DIAGRAM .....	31		

PIONEER ELECTRONIC CORPORATION 4-1, Meguro 1-Chome, Meguro-ku, Tokyo 154, Japan

PIONEER ELECTRONICS (USA) INC. P.O. Box 1760, Long Beach, California 90801, U.S.A.

TEL. (909) 491-1404 (909) 937-0414

PIONEER ELECTRONIC (EUROPE) N.V., Kieldersplein 1, 27423 Boven Merwede, Belgium TEL. 03/775 20 05

PIONEER ELECTRONICS AUSTRALIA PTY. LTD. 170-184 Boundary Road, Charesdt, Victoria 3125, Australia

TEL. (03) 560-9811


FZ © OCT. 1985 Printed in Japan

# 1. SPECIFICATIONS


1. 1

CPU		8-bit Z80A (3.58 MHz clock)
Memory	RAM	48K (including 16K video RAM)
	ROM	40K (32K MSX BASIC, 8K P-BASIC)
Display	Text	SCREEN 0: 40 × 24 (default 37 × 24) SCREEN 1: 32 × 24 (default 29 × 24)
	Graphics resolution	256 × 192 dots
	Colors	16 colors
	Sprites	256 sprites
	Output	PAL composite video output (16 colours) 1Vp-p/75 Ω RGB output (8 colours), TTL level HB model: I/PAL/RF output (16 colours with sound) HE model: G/PAL/RF output (16 colours with sound) UHF 36 ±1 ch, 74 dBμV/75 Ω
	Screen control	Computer mode Superimpose mode Internal video mode
Keyboard	Type	Separate type, full stroke, 76 keys Cylindrical step sculptured key tops
	Facilities	Alphanumeric: 48 keys Control: 20 keys (with 4 cursor keys) Function: 5 keys (10 functions selectable) Screen mode control: 3 keys
	Cable	1.5 m with 13-pin DIN plug
Sound	Source	3 voice (8 octaves + 1 noise, 8 envelopes) 1 voice (key click sound) External stereo audio input signals 150 mV/50 kΩ
	Output	Internal speakers (stereo) Headphones (stereo) Line output (stereo), 150 mV/1 kΩ
	Mixing control	Computer sound mixing level control ±15 dB Master volume control External sound muting control
Interface	System control	Laser Vision Player, component display, radio system remote control ports
	Cassette recorder	Band rate: 1200/2400 baud (software select) FSK signal
	Printer	Centronics standard, 8-bit parallel port
	Controller	Ports for 2 joysticks, tablets, paddles, trackballs, etc.
	Cartridge	2 MSX cartridge slots (slots #1 and #3)
Power requirements		220/240 V ±10%, 50/60 Hz, Power consumption: 37 W
Operating temperature		5—35 deg. C
Dimensions		Main unit: 420 (W) × 323.5 (D) × 70 (H) mm Keyboard: 420 (W) × 171 (D) × 47.5 (H) mm
Accessories		•Warranty card •RF cable (2 m) •Instruction manual •BASIC reference manual •P-BASIC reference manual

## 1.2 BLOCK DIAGRAM



## 1.3 MEMORY MAP





## (2) PPI bit allocation

Port	Bit	Input/ output	Signal	Details
A	0	Output	CS0L	Slot designation number of addresses
	1		CS0H	0000 to 3FFF
	2		CS1L	Slot designation number of addresses
	3		CS1H	4000 to 7FFF
	4		CS2L	Slot designation number of addresses
	5		CS2H	8000 to BFFF
	6		CS3L	Slot designation number of addresses
	7		CS3H	C000 to FFFF
B	0 1 7	Input		Keyboard return signal
C	0	Output	KB0	Keyboard scan signals
	1		KB1	
	2		KB2	
	3		KB3	
	4		CAS0N	Cassette control (L-ON)
	5		CASW	Cassette write signal
	6		CAPS	CAPS lamp signal (flashes when low)
	7		SOUND	Sound output based on software

## (3) PSG bit allocation

Port	bit	Input/ output	Connector pin no.	Signal when joystick used
A	0	↑ input	CONTROLLER 1-1 pin *1	FWD1
	1		CONTROLLER 2-1 pin *2	FWD2
	2		CONTROLLER 1-2 pin *1	BACK1
	3		CONTROLLER 2-2 pin *2	BACK2
	4		CONTROLLER 1-3 pin *1	LEFT1
	5		CONTROLLER 2-3 pin *2	LEFT2
	6		CONTROLLER 1-4 pin *1	RIGHT1
	7		CONTROLLER 2-4 pin *2	RIGHT2
B	0	↓ Output	CONTROLLER 1-6 pin *1	} High level
	1		CONTROLLER 1-7 pin *3	
	2		CONTROLLER 2-6 pin *2	
	3		CONTROLLER 2-7 pin *3	
	4		CONTROLLER 1-8 —	
	5		CONTROLLER 2-8 —	
	6		Port A input select	
	7		CASR (casette tape read)	

\*1: Effective when port B bit 6 is low. For CONTROLLER 1

\*2: Effective when port B bit 6 is high. For CONTROLLER 2

\*3: Set high when the port is not used as an output port.

(4) Expansion I/O registers (slot #2)

LCON register <7FFE (16)>

Bit	RW	Signal	Function
7	R	ACK	Significant with acknowledge 1→0 with respect to remote control signal transmission
6			} Not used
5			
4			
3			
2			
1			
0	R	RMCLK	Clock produced by dividing CLK1/CLK2 frequency by 128
	W	REM	High output with bit serial data output generated in synchronization with RMCLK

VCON register <7FFF (16)>

Bit	RW	Signal	Function
7	R	EXTV	Status indicating availability of external video signal. Low when available; high when not available.
	W	Mute	Line input signal muting
6			} Not used
5			
4			
3			
2			
1			
0	R	INTEXV	Interrupt available with interrupt flag 1 when external video signal is OFF. Set to 0 when read.
	W	OVERLAY	Hardware selection signal of superimpose/non-superimpose mode; 0 for superimpose, 1 for non-superimpose

1.5 CONNECTOR

(1) System control output 1



(2) System control input



(3) System control output 2





## (4) System control output 3

Pin No.	Signal	I/O
1	SELECT0	O
2	-	-
3	-	-
4	LACK	I
5	-	-
6	-	-
7	LRFM0	O
8	-	-

Horseshoe-shaped  
8-pin DIN connector

## (5) RGB connector

Pin No.	Signal	Logical polarity
1	-	-
2	GND	-
3	-	-
4	Horizontal sync signal	Negative
5	Vertical sync signal	Negative
6	RED	Positive
7	GREEN	Positive
8	BLUE	Positive



Round 8-pin DIN connector

## (6) Cassette interface connector

Pin No.	Signal	I/O*
1	GND	-
2	GND	-
3	GND	-
4	CMT OUT	O
5	CMT IN	I
6	REM +	O
7	REM -	O
8	GND	-



Round 8-pin DIN connector

\*INPUT or OUTPUT based on unit.

(7) Keyboard interface connector

Pin No.	Signal	I/O
1	D6	I
2	D5	I
3	D2	I/O
4	D1	I/O
5	D7	I
6	D3	I
7	D4	I/O
8	D0	I/O
9	+5 V	-
10	STB	O
11	GND	-
12	CAPS	O
13	GND	-



Round 13-pin connector

(8) Printer connector

Pin No.	Signal	I/O
1	PSTB	O
2	PDB0	O
3	PDB1	O
4	PDB2	O
5	PDB3	O
6	PDB4	O
7	PDB5	O
8	PDB6	O
9	PDB7	O
10	NC	-
11	BUSY	I
12	NC	-
13	NC	-
14	GND	-



Amphenol 14-pin connector

## (9) Controller connector

Pin No.	Signal	I/O
1	FWD	I
2	BACK	I
3	LEFT	I
4	RIGHT	I
5	+5 V	-
6	TRGT	I/O
7	TRGE	I/O
8	OUTPUT	O
9	GND	-



DSUB type 9-pin connector

## (10) Cartridge connector

Pin No.	Signal	I/O*	Pin No.	Signal	I/O*
1	CS1	O	2	CS2	O
3	CS12	O	4	SLTSL	O
5	Space	-	6	RFSH	O
7	WAIT	I	8	INT	I
9	M0	O	10	BUSDIR	I
11	IORQ	O	12	MREQ	O
13	WR	O	14	RD	O
15	RESET	O	16	Space	-
17	A9	O	18	A15	O
19	A11	O	20	A10	O
21	A7	O	22	A6	O
23	A12	O	24	A8	O
25	A14	O	26	A13	O
27	A1	O	28	A0	O
29	A3	O	30	A2	O
31	A5	O	32	A4	O
33	D1	I/O	34	D0	I/O
35	D3	I/O	36	D2	I/O
37	D5	I/O	38	D4	I/O
39	D7	I/O	40	D6	I/O
41	GND	-	42	CLOCK	O
43	GND	-	44	SW1	-
45	+5 V	-	46	SW2	-
47	+5 V	-	48	+12 V	-
49	SUNDIN	I	50	-12 V	-


\*Input or output based on unit.



Note: The spare pins are not to be used.

## 2. PANEL FACILITIES

### (1) FRONT PANEL FACILITIES



#### ① POWER indicator

This lights up red when power is supplied to the PX-7.

#### ② POWER switch

Power is supplied to the PX-7 when this switch is pressed and the POWER indicator lights. Press the switch again to turn off the power.

#### ③ RESET switch

When this switch is pressed, the computer is reset and set to the same state as when the power is turned on.

#### ④ VIDEO • AUDIO switch

This is used to select the output signals of the rear panel output terminals (VIDEO/ AUDIO) or of the built-in speakers.

■ **NORMAL:** The signals that pass through the PX-7's circuitry are output to the rear panel output terminals. The picture on the connected display is selected by operating the screen selector key on the keyboard.

■ **THROUGH:** The signals which were input to the rear panel input terminals are output, without being passed through the PX-7's circuitry, to the rear panel output terminals. The sound supplied from the PX-7 is heard through the built-in speakers.

#### ⑤ KEYBOARD connector

The keyboard cable is connected here. Make sure that the cutout on the connector is facing up and insert securely.

#### ⑥ CONTROLLER connectors (1, 2)

Connect a joystick or tablet to these connectors. When two units are connected, the left-hand connector is treated as No. 1 and the right-hand connector as No. 2.

#### ⑦ PHONES jack

Connect the headphones to this jack. The sound from the built-in speakers is no longer heard when the headphone plug is connected to this jack.

### ⑧ VOLUME control

Use this control to adjust the volume of the built-in speakers or headphones. The volume is increased when the control is slid from MIN toward the MAX setting.


### ⑨ MIXING LEVEL control

This adjusts the mixing level of the sound generated by the PX-7 and the external audio signals connected to the rear panel AUDIO INPUT terminals. The sound generated by the PX-7 is increased when the control is slid from the MIN toward the MAX setting.

### ⑩ CARTRIDGE slot

Insert a game or other cartridge into this slot.

## (2) REAR PANEL FACILITIES



### ① AUDIO INPUT terminals (R, L)

Connect the external audio signals (such as the audio output of the video disc player) to these terminals.

### ② AUDIO OUTPUT terminals (R, L)

Use these terminals to connect an external stereo amplifier. They are used when the sound of the personal computer is to be passed through the stereo circuitry.

### ③ VIDEO INPUT terminal

Connect the external video signal (such as the video output of the video disc player) to this terminal.

### ④ VIDEO OUTPUT terminal

This is connected to the video input terminal on a display unit.

### ⑤ RF OUTPUT connector

This is used when a TV set without a video input terminal is to be employed as the display unit. Use the accessory RF cable to connect this terminal with the antenna input terminal on the TV set.

### ⑥ RGB OUTPUT connector

This is used when connection is made to a display unit equipped with an RGB input connector.

### ⑦ DATA RECORDER connector

Connect a tape recorder to this connector.

## ⑧ EXPANSION SLOT

A game cartridge or other cartridge, such as an MSX floppy disc drive cartridge, is plugged in here.

## ⑨ CHANNEL ADJUSTMENT knob

By turning this knob with a small flat-bladed screwdriver, adjustments can be made for  $\pm 1$  channel.

○ : +1 ch (37 ch)

○ : -1 ch (35 ch)

## ⑩ SYSTEM CONTROL terminals

- INPUT:** This is the input terminal of the control signal. Use it when the unit is employed in combination with PIONEER's SD-26 component display unit.
- OUTPUT 1:** The control signals from the PX-7 are output here. Use it when the unit is employed in combination with PIONEER's SD-R5 RGB system control pack.
- OUTPUT 2:** The control signals from the PX-7 are output here. Use it when the unit is employed in combination with PIONEER's LD-1100 Laser vision player.
- OUTPUT 3:** The control signals from the PX-7 are output here. Use it when the unit is employed in combination with PIONEER's LD-700 Laser vision player.

*Note:*

See pages 18 through 21 when using the unit in combination with PIONEER's SD-26 component display or with the LD-1100 or LD-700 Laser vision player.

## ⑪ PRINTER connector


Connect the printer here.

### \* Removing the expansion slot cover

A cover is provided over the expansion slot on the rear panel of the computer for shipment. Remove it, as shown in the figure, when using this slot. It can be removed when the center part is pulled toward you and the hooks on the left and right are disengaged.



### (3) KEYBOARD



#### ① Screen selector keys

These are used to select the screen on the display connected to the PX-7.

**SUPERIMPOSE:** The superimposed picture, resulting from the PX-7's picture and the picture of the external video source which has been connected to the video input terminal on the PX-7's rear panel, appears on the display.

**VIDEO:** The picture of the external video source which has been connected to the PX-7's video input terminal appears on the display.

**COMPUTER:** The computer picture generated by the PX-7 appears on the display.

#### ② Upper case indicator

This lights when the CAPS LOCK key is pressed to enter upper-case letters.

#### ③ Screen editing keys (CLS HOME, INS, DEL)

These keys are used to edit the letters displayed on the screen.

#### ④ Cursor keys

These are used to move the cursor vertically and horizontally.


#### ⑤ Function keys

When one of these keys is pressed, the character string defined by that key is entered.

## (4) KEY FUNCTIONS


The unit's keyboard layout is shown below.



Keys indicated by  in the figure are called special keys and are differentiated from the other (character) keys. A description of the special keys is given first.

### ● Special Keys


 SHIFT

This key is used to type upper-case English letters, and characters indicated on the top part of the other character keys. A  SHIFT key is provided both on the left and right sides of the keyboard; either key may be used.


 CAPS LOCK

This is used to type upper-case of the character which has lower-case and uppercase. It is locked when pressed once and the lamp to the left of the key top lights. It is released when pressed again. When character keys are pressed with this key locked, upper-case are typed and when the key is released, lowercase are typed.

 GRAPH

This is used to type graphic characters. When a character key is pressed when this key is pressed or when this key and the  SHIFT key are simultaneously pressed, graphic characters are typed.

 CODE


This is used to type special characters. When a character key is pressed when this key is pressed or when this key and the  SHIFT key are simultaneously pressed, special characters are typed.



### ● Character symbols displayed on the screen

When the alphanumeric keys are pressed, the character symbols entered on the screen change depending on whether the **SHIFT**, **GRAPH** or **CODE** keys, or a combination of those keys, are used. See below for more details.

(a) When the alphanumeric keys alone are pressed:



(b) When the alphanumeric keys are pressed while the **SHIFT** key is depressed:



(c) When the alphanumeric keys are pressed while the **GRAPH** key is depressed:



- (d) When the alphanumeric keys are pressed while the **GRAPH** and **SHIFT** keys are depressed:



- (e) When the alphanumeric keys are pressed while the **CODE** key is depressed:



- (f) When the alphanumeric keys are pressed while the **CODE** and **SHIFT** keys are depressed:



**Note:**

- **SCREEN MODE 0** is for text only. Part of the graphic character font may disappear. Use **SCREEN MODE 1** when operating the alphanumeric keys together with the **GRAPH** key.

## ● Character Keys

Several characters can be typed with a single character key. The character to be typed can be selected in combination with the special keys.

"+" and "." signify the following:

$\boxed{A} + \boxed{B}$  Press the  $\boxed{B}$  key with the  $\boxed{A}$  key depressed.  
 $\boxed{A} .$  Press the  $\boxed{A}$  key once and keep in the  $\boxed{A}$  key mode.



Key pressed	Typed character
$\boxed{P}$	P (Lower case)
$\boxed{SHIFT} + \boxed{P}$	P (Upper case)
$\boxed{CAPS} . \boxed{P}$	P (Upper case)
$\boxed{CAPS} . \boxed{SHIFT} + \boxed{P}$	P (Upper case)
$\boxed{GRAPH} + \boxed{P}$	☐ (Graphic symbol mode)
$\boxed{GRAPH} + \boxed{SHIFT} + \boxed{P}$	⊗ (Graphic symbol mode)
$\boxed{CODE} + \boxed{P}$	○ (Special character mode)
$\boxed{CODE} + \boxed{SHIFT} + \boxed{P}$	⊠ (Special character mode)




Key pressed	Typed character
$\boxed{I}$	i
$\boxed{SHIFT} + \boxed{I}$	I
$\boxed{CAPS} . \boxed{I}$	ı
$\boxed{CAPS} . \boxed{SHIFT} + \boxed{I}$	İ
$\boxed{GRAPH} + \boxed{I}$	⊗
$\boxed{CODE} + \boxed{I}$	ı
$\boxed{CODE} + \boxed{SHIFT} + \boxed{I}$	İ




Key pressed	Typed character
$\boxed{E}$	E
$\boxed{SHIFT} + \boxed{E}$	-
$\boxed{GRAPH} + \boxed{E}$	~
$\boxed{GRAPH} + \boxed{SHIFT} + \boxed{E}$	≈
$\boxed{CODE} + \boxed{E}$	ε
$\boxed{CODE} + \boxed{SHIFT} + \boxed{E}$	Σ


## ● SYSTEM CONFIGURATION

The PX-7 not only opens the door to system expansion with MSX-standard peripheral units but also makes the most of its features through coupling with a video disc player. If a VCR and an audio system are further added, systems completely unavailable in the past can be built up. The system configuration of the PX-7 is shown in the figure below.



### 3.DISASSEMBLY






## 4. PARTS LOCATIONS


### NOTES:

- The  $\Delta$  mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.
  - For your Parts Stock Control, the fast moving items are indicated with the marks \*\* and \*
  - \*\* GENERALLY MOVES FASTER THAN \*
- This classification shall be adjusted by each distributor because it depends on model number, temperature, humidity, etc.


### Front Panel View



### Rear Panel View



### Top View I



## Top View II

\*\*Relay  
ASR-084

\*\*Fuse (FU101: 200mA)  
AEK-502

Phone amplifier assembly  
GWH-184

Switch assembly



CPU main assembly  
GMP-141

Main assembly  
GWM-410 (HG)  
GWM-434 (HE)

## KEY BOARD ASSEMBLY

Front cover assembly  
ANY-103



## Bottom View




Key board assembly  
AWX-324




## 5. EXPLODED VIEWS AND PARTS LIST


A




B



C




D



4

5

6



A

B

C

D

4

5

6


## NOTES:

- Parts without part number cannot be supplied.
  - The  $\Delta$  mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.
  - For your Parts Stock Control, the fast moving items are indicated with the marks \*\* and \*.
- \*\* GENERALLY MOVES FASTER THAN \***
- This classification shall be adjusted by each distributor because it depends on model number, temperature, humidity, etc.

## Parts List of Exploded View

Mark	No.	Part No.	Description	Mark	No.	Part No.	Description
	1.	GWM-419 (HB)	Mixing assembly		41.	VEZ30P080FZK	Screw 3 x 6
		GWM-434 (HE)			42.	BSZ40P080FZK	Screw 4 x 6
	2.	SWH-194	Push switch (S2 POWER)		43.	AEF-050	Sheet
	3.	GWP-141	CPU main assembly		44.	ABA-234	Screw
	4.	ADG-804	Capacitor (C80)		45.	ABA-264	Screw
$\Delta$	** 5.	ATS-250	Power transformer (T1 240V)		46.	FEZ30P080FMC	Screw 3 x 6
$\Delta$	** 6.	ASG-530	Push switch (S2 POWER)		101.		Filter assembly
$\Delta$	** 7.	AEK-022	Fuse (FU101) T200mA(250V)		102.		Volume assembly
	8.	ANZ-157	Cartridge holder (R)		103.		LED assembly
	9.	ANZ-158	Cartridge holder (R)		104.		Switch assembly
	10.	AAO-800	Slide knob (VOLUME MIXING)		105.		Switch assembly
	11.	AAV-294	Push knob F (VIDEO + AUDIO)		106.		Slot connector assembly
	12.	AAV-295	Reset knob (RESET)		107.		Joy stick connector assembly
	13.	AAV-296	Power knob (POWER)		108.		Key board connector assembly
	14.	ANE-821	Bonnet		109.		SP holder
	15.	ANY-101	Front panel assembly		110.		Front chassis
	16.	AAH-111	Cartridge door		111.		Bottom cover
	17.	ANL-034	Door shaft		112.		Rear panel
	18.	ABH-155	Door Spring		113.		CN bracket
$\Delta$	19.	AED-327	Strain relief		114.		P.C.B. bracket
	20.	AED-441	Plastic rest		115.		Side chassis (L)
	21.	AEC-800	Flexible ring		116.		Side chassis (R)
	22.	AEF-305	Leg		117.		Center frame
	23.	AEF-306	Slot cover		118.		P.C.B. bracket (1)
**	24.	APV-005	Speaker		119.		P.C.B. bracket (2)
	25.	ABA-253	Screw 3 x 6		120.		P.C.B. bracket (3)
	26.	ABN-055	Nut		121.		L angle
$\Delta$	27.	ACD-051 (HB)	AC power cord		122.		Jack bracket
		ACD-041 (HE)			123.		P.C.B. holder
	28.	BSZ30P080FZK	Screw 3 x 6		124.		SP net
	29.	BSZ30P080FMC	Screw 3 x 6		125.		Cushion A
	30.	BSZ30P080FZK	Screw 3 x 6		126.		Cushion B
	31.	BSZ30P100FZK	Screw 3 x 10		127.		VH knob
	32.	BCZ30P080FMC	Screw 3 x 6		128.		Bottom case assembly
	33.	BSZ30P080FZK	Screw 3 x 6		129.		P.C.M. bracket
	34.	FEZ30P080FMC	Screw 3 x 6		130.		CN angle (2)
	35.	VEZ30P080FMC	Screw 3 x 6		131.		CN angle (1)
	36.	VEZ40P080FMC	Screw 4 x 6		132.		Heat sink
	37.	VEZ30P080FMC	Screw 3 x 6		133.		Heat sink
	38.	AWK-324	Key board assembly				
	39.	ANY-103	Front cover assembly				
	40.	AEB-287	Foot				

## 6. PACKING



## Parts List of Packing


Mark	No.	Part No.	Description	Mark	No.	Part No.	Description
	1.	ADE-094	Card	6.		AIB 154	Spacer
	2.	ARS-037	Instruction manual	7.		AHE-826	Packing case
	3.	ARS-038	Basic manual	8.		ARB 703	P. Basic manual
	4.	AHA-405	Packing (A)				
	5.	AHA-406	Packing (B)		101.		Bag
					102.		Bag
					103.		Bag





## 8. SCHEMATIC AND P,C,BOARDS CONNECTION DIAGRAM

## 8.1 MAIN ASSEMBLY







1

2


3

A

B

C

D



1


2

3

4

5

6





## External Appearance of Transistors and ICs

2SA933S  
2SC1740SμPC78M08H  
μPC7812H

SI-3052V



2S3980



2SD836A



2SK117

• 8 Pin  
MS210P  
SN75140P

MS216L

• 8 Pin  
ANS760  
ANS041

DA620



• 14 Pin  
SN74LS00N  
SN74LS30N  
SN74LS04N  
SN74LS32N  
SN74LS08N  
SN74LS05N  
SN74LS74AN  
SN74LS88N



• 16 Pin  
M74LS30P  
SN74LS367AN  
SN74LS157N  
SN74LS139N  
SN74LS153N



ANS620X



• 16 Pin  
TMS4416-16NL  
MSM4416P 16



• 20 Pin  
SN74LS274N



SN74LS245N



• 28 Pin  
MSL2704  
YM 2201-22900



• 40 Pin  
TMS0126NL  
LH3080A  
YM 2140  
MSL6205AP-B  
FD6 001




• 42 Pin  
M0111S112




## 8.2 CPU MAIN ASSEMBLY

A



3

KEY BOARD ASSEMBLY




D


## SLOT CONNECTOR ASSEMBLY



## SEMBLY



## SWITCH ASSEMBLY




7

8

9

## CPU MAIN ASSEMBLY(GWP-141)

U1	U2	U3	U4	U5	U6	U7	U8	U9	U10	U11	U12	U13	U14	U15	U16	U17	U18	U19	U20	U21	U22	U23	U24	U25	U26	U27	U28	U29	U30	U31	U32	U33	U34	U35	U36	U37	U38	U39	U40	U41	U42	U43	U44	U45	U46	U47	U48	U49	U50	U51	U52	U53	U54	U55	U56	U57	U58	U59	U60	U61	U62	U63	U64	U65	U66	U67	U68	U69	U70	U71	U72	U73	U74	U75	U76	U77	U78	U79	U80	U81	U82	U83	U84	U85	U86	U87	U88	U89	U90	U91	U92	U93	U94	U95	U96	U97	U98	U99	U100
IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8	IC9	IC10	IC11	IC12	IC13	IC14	IC15	IC16	IC17	IC18	IC19	IC20	IC21	IC22	IC23	IC24	IC25	IC26	IC27	IC28	IC29	IC30	IC31	IC32	IC33	IC34	IC35	IC36	IC37	IC38	IC39	IC40	IC41	IC42	IC43	IC44	IC45	IC46	IC47	IC48	IC49	IC50	IC51	IC52	IC53	IC54	IC55	IC56	IC57	IC58	IC59	IC60	IC61	IC62	IC63	IC64	IC65	IC66	IC67	IC68	IC69	IC70	IC71	IC72	IC73	IC74	IC75	IC76	IC77	IC78	IC79	IC80	IC81	IC82	IC83	IC84	IC85	IC86	IC87	IC88	IC89	IC90	IC91	IC92	IC93	IC94	IC95	IC96	IC97	IC98	IC99	IC100
IC101	IC102	IC103	IC104	IC105	IC106	IC107	IC108	IC109	IC110	IC111	IC112	IC113	IC114	IC115	IC116	IC117	IC118	IC119	IC120	IC121	IC122	IC123	IC124	IC125	IC126	IC127	IC128	IC129	IC130	IC131	IC132	IC133	IC134	IC135	IC136	IC137	IC138	IC139	IC140	IC141	IC142	IC143	IC144	IC145	IC146	IC147	IC148	IC149	IC150	IC151	IC152	IC153	IC154	IC155	IC156	IC157	IC158	IC159	IC160	IC161	IC162	IC163	IC164	IC165	IC166	IC167	IC168	IC169	IC170	IC171	IC172	IC173	IC174	IC175	IC176	IC177	IC178	IC179	IC180	IC181	IC182	IC183	IC184	IC185	IC186	IC187	IC188	IC189	IC190	IC191	IC192	IC193	IC194	IC195	IC196	IC197	IC198	IC199	IC200



JOY STICK  
CONNECTOR  
ASSEMBLY

7


8

9

10

11

12




A


KYE BOARD CONNECTOR  
ASSEMBLY

B

C



D



10

11

12



1

2


3

A

B

C

D



1


2

3

4

5

6



4


5

6

BOARD CONNECTION ASSEMBLY



ONE AND THREE ASSEMBLY



01 10000  
 02 10000  
 03 10000  
 04 10000  
 05 10000  
 06 10000  
 07 10000  
 08 10000  
 09 10000  
 10 10000  
 11 10000  
 12 10000  
 13 10000  
 14 10000  
 15 10000  
 16 10000  
 17 10000  
 18 10000  
 19 10000  
 20 10000  
 21 10000  
 22 10000  
 23 10000  
 24 10000  
 25 10000  
 26 10000  
 27 10000  
 28 10000  
 29 10000  
 30 10000  
 31 10000  
 32 10000  
 33 10000  
 34 10000  
 35 10000  
 36 10000  
 37 10000  
 38 10000  
 39 10000  
 40 10000  
 41 10000  
 42 10000  
 43 10000  
 44 10000  
 45 10000  
 46 10000  
 47 10000  
 48 10000  
 49 10000  
 50 10000  
 51 10000  
 52 10000  
 53 10000  
 54 10000  
 55 10000  
 56 10000  
 57 10000  
 58 10000  
 59 10000  
 60 10000  
 61 10000  
 62 10000  
 63 10000  
 64 10000  
 65 10000  
 66 10000  
 67 10000  
 68 10000  
 69 10000  
 70 10000  
 71 10000  
 72 10000  
 73 10000  
 74 10000  
 75 10000  
 76 10000  
 77 10000  
 78 10000  
 79 10000  
 80 10000  
 81 10000  
 82 10000  
 83 10000  
 84 10000  
 85 10000  
 86 10000  
 87 10000  
 88 10000  
 89 10000  
 90 10000  
 91 10000  
 92 10000  
 93 10000  
 94 10000  
 95 10000  
 96 10000  
 97 10000  
 98 10000  
 99 10000  
 100 10000

1. RESISTOR  
 (Color code) (Value) (Tolerance) (Power Rating) (Temp. Coeff.) (Notes)

2. CAPACITOR  
 (Value) (Tolerance) (Temp. Coeff.) (Notes)

3. DIODE  
 (Type) (Notes)

4. TRANSISTOR  
 (Type) (Notes)

5. IC  
 (Type) (Notes)

6. OTHER  
 (Type) (Notes)

7. WIRE  
 (Type) (Notes)

8. OTHER  
 (Type) (Notes)

9. OTHER  
 (Type) (Notes)

10. OTHER  
 (Type) (Notes)

11. OTHER  
 (Type) (Notes)

12. OTHER  
 (Type) (Notes)

13. OTHER  
 (Type) (Notes)

14. OTHER  
 (Type) (Notes)

15. OTHER  
 (Type) (Notes)

16. OTHER  
 (Type) (Notes)

17. OTHER  
 (Type) (Notes)

18. OTHER  
 (Type) (Notes)

19. OTHER  
 (Type) (Notes)

20. OTHER  
 (Type) (Notes)

## 9. ELECTRICAL PARTS LIST

## NOTES

- When ordering resistors, first convert resistance values into code form as shown in the following example:

Ex 1 When there are 2 effective digits (any digit apart from 0), such as 560 ohm and 47k ohm (tolerance is shown by J=5%, and K=10%):

560Ω	56 × 10 <sup>1</sup>	561	RDNS	J
47kΩ	47 × 10 <sup>4</sup>	473	RDNPS	J
0.5Ω	0R5		RNZH	K
1Ω	010		NS1P	K

Ex 2 When there are 3 effective digits (such as in high precision metal film resistors):

5.62kΩ	562 × 10 <sup>1</sup>	562	RNNSP	F
--------	-----------------------	-----	-------	---

- The  $\Delta$  mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.

- For your Parts Stock Control, the fast moving items are indicated with the marks \*\* and \*

\*\* GENERALLY MOVES FASTER THAN \*

This classification shall be adjusted by each distributor because it depends on model number, temperature, humidity, etc.

## Miscellaneous Parts List

Mark	Symbol & Description	Part No.	Mark	Part No.	Symbol & Description
			**	IC104, IC105	D175140P
	Mech assembly	GWM-419 (HB)	**	IC113	TC40018P
		GWM-434 (HE)	**	IC106	TC146-IC4066P
	Phone amplifier assembly	GWM-554	**	IC116	μPC758008H
	Switch assembly	*	**	IC154	aPC7512H
	Filter assembly		**	Q105, Q201, Q210, Q243, Q303,	25A0335
	Volume assembly		**	Q304, Q405, Q406	
	LED assembly		**	Q407	25B860 (A)
	CFU main assembly	GWP-341	**	Q101 - Q104, Q106, Q106 - Q110,	28C17405
	Switch assembly			Q112 - Q114, Q304 - Q306, Q211,	
	Slot connector assembly			Q212, Q240 - Q242, Q244 - Q246,	
	Joy stick connector assembly			Q260 - Q264, Q301, Q302, Q306,	
	Key board connector assembly		**	Q306, Q309 - Q312, Q314, Q403	29D635A
	Key board assembly		**	Q401, Q402	29K117
			**	Q197, Q111	
			**	Q248 - Q250	29A035-R
			**	Q262, Q203, Q247	28C17405-R
$\Delta$	* T1	Power transformer (240V)		D105	H24-7FB
$\Delta$	** S2	Push switch (POWER)		D134	H25-1FB
$\Delta$	** PU100	Fuse		D137	H26-2FB
				D120	H28-2FB
$\Delta$	C90	Capacitor (0.047/AD902V)		D125	R9152-A
$\Delta$				D126	RB4025
	AC power cord	ADD-041		D103 - D104, D105 - D106,	US1035
	Speaker	APV-008		D110 - D119, D122, D126, D129 -	
				D132, D123, D138 - D140	
			*	D101	19V147

Main Assembly (GWM-419 : HB)  
(GWM-434 : HE)

## SEMICONDUCTORS

Mark	Symbol & Description	Part No.
**	IC101	AN5220X
**	IC103	AN5750
**	IC107	AN8041
**	IC110	M521BL
**	IC012	FD8001

*	D122, D124, D136	11E2
*	D102, D121, D109	15S131

**SWITCH**

Mark	Symbol & Description	Part No.
★RY102	Plunger switch	ASR-285

**COILS**

Mark	Symbol & Description	Part No.
L101, L104	Inductor	ATH-975
L102	Inductor	ATH-113
L103	Inductor	ATH-114

**CAPACITORS**

Mark	Symbol & Description	Part No.
C139, C207 - C269, C217, C241, C244, C401 (3 1/2)		CKDYX104M25
C413 (1000µ/10V)		ACH-392
C408, C410, C411 (1000µ/25V)		ACH-393
C407, C409, C412, C417 (100µ/25V)		3H-294

TC101	ACM-019
C211, C212, C214, C215	CCCDP590J50
C144, C303, C304	CCCL1101J50
C313, C314	CCDB1151J50
C106, C121	CCD4120J50

C281	CCCL390J50
C143	CCDU080C50
C186	CCDU080C60
C135	CCDU101J50
C137	CCDU150J50
C245	CCDU180J50
C132	CCDU270J50
C114, C134	CCDU470J50
C107, C247	CCDU820J50
C117	CEANL010M50

C115	CEANL100M15
C120	CEAMP3R3H50
C202	CEAR15M50L
C102, C128, C142, C206, C284, C301, CEAS010M50	
C302, C305 - C308, C315, C316, C404	

C102, C133, C136, C143, C146, C201, CEAS100M50	
C280, C242, C244, C262, C285, C311, C312, C323, C324, C340, C345	
C346, C286, C309, C310	CEAS101M10
C405, C421	CEAS102M25

C104, C204	CEAS221M10
C493	CEAS233M50
C109, C288, C462	CEAS330M25
C240	CEAS331M10
C243	CEAS4R7M50

C213, C218	CEAS470M10
C409	CEAS470M25
C101, C289	CEAS471M10
C317, C318	CKCYB102K50
C105, C293	CKCYB222K50

Mark	Symbol & Description	Part No.
C100		CKCYB331K50
C209		CKCYB332K50
C111, C119, C122, C123, C125 - C127, C126, C147, C287		CKCYF103250
C110, C124, C137		CKCYF473250
C129, C130, C148		CDMA100J50
C117, C118		CDMA123J50
C319, C320		CDMA163J50
C145		CDMA222J50
C130		CDMA272J50
C149		CDMA332J50
C141		CDMA472J50
C151, C321, C322		CDMA682J50
C349		CDMA823J50
C140		CEAS102M5
C152		CDMA273J50

**RESISTORS**

**NOTE:** When ordering resistors, convert the resistance value into code form, and then rewrite the part no. as before.

Mark	Symbol & Description	Part No.
★VR104, VR105	Semi-fixed	VRT80V5102
★VR102, VR106, VR109	Semi-fixed	VRT80V5222
★VR101	Semi-fixed	VRT80V5472
★VR103	Semi-fixed	VRT80V5101
R414		RD1MF221J
R280, R262		RM14PD6800F
R236		RA58331J
R168		RD14PM225J
R421		RD13PMFL102J
R281, R415		RD12PMF □□□J
Other resistors		RD18PM □□□J

**OTHERS**

Mark	Symbol & Description	Part No.
Terminal		AKB-100
IC socket (40P)		AKH-024
DIN socket (RGB OUT)		AKP-088
BNC socket (VIDEO OUTPUT)		AKX-204
BNC socket (VIDEO INPUT)		AKX-205
★X101	crystal resonator	ASS-041
RF modulator		AXX-015 (HB)
		AXX-014 (HE)
Sheet		AEP-056
Screen		ABA-234
Screen		ABA-254
Screen		PE230P050RVC

**Filter Assembly****FILTER**

Mark	Symbol & Description	Part No.
	L105 Line Filter	ATF-168

**CAPACITORS**

Mark	Symbol & Description	Part No.
	C418, C420	ADG-502
	C414, C415, C416, C419	ADG-505

**Phone Amplifier Assembly (GWH-184)****SEMICONDUCTORS**

Mark	Symbol & Description	Part No.
	★★ IC111, IC112	BA525

**CAPACITORS**

Mark	Symbol & Description	Part No.
	C325, C326	CEAS147M50
	C341	CEAS102M6
	C331, C332	CEAS221M10
	C327 - C330	CEAS470M10
	C335, C336	CEAS471M6
	C333, C334	CKCY8222K50

**RESISTORS**

**NOTE:** When ordering resistors, convert the resistance value into code form, and then rewrite the part no. as before.

Mark	Symbol & Description	Part No.
	All resistors	RD1(RPM)000J

**OTHERS**

Mark	Symbol & Description	Part No.
	Terminal (HEADPHONE)	AKN-055

**Volume Assembly****RESISTORS**

Mark	Symbol & Description	Part No.
	★ VR107 Slide volume (100k)	ACX-142
	★ VR108 Slide volume (50k)	ACX-143

**LED Assembly****SEMICONDUCTOR**

Mark	Symbol & Description	Part No.
	★ D127	AEL-375

**Switch Assembly****SWITCH**

Mark	Symbol & Description	Part No.
	★★ S101 Push switch	SUNL25F

**CPU Main Assembly (GWP-141)**

Mark	Symbol & Description	Part No.
	★★ IC1	LH0080A
	★★ IC3	ME1 115112
	★★ IC13	PD5031
	★★ IC4	MSL8266AF-5 (JPD8266AC-2)
	★★ IC15, IC16, IC18, IC19	M88 1418-12 (M88M4416P-15)
	★★ IC33	M5216P
	★★ IC29	SN74LS02N (M74LS02P)
	★★ IC37 - IC39	SN74LS04N (M74LS04P)
	★★ IC40, IC41	SN74LS05N (M74LS05P)
	★★ IC42	SN74LS05N (M74LS05P)
	★★ IC11, IC34	SN74LS139N (M74LS139P)
	★★ IC25	SN74LS153N (M74LS153P)
	★★ IC14, IC17, IC30, IC31	SN74LS157N (M74LS157P)
	★★ IC9	SN74LS245N (M74LS245P)
	★★ IC36	SN74LS30N (M74LS30P)
	★★ IC43, IC64	SN74LS32N (M74LS32P)
	★★ IC6 - IC8, IC10, IC45	SN74LS387AN (M74LS387AP)
	★★ IC32	SN74LS374N
	★★ IC35	SN74LS74AN
	★★ IC20, IC21	TM54416-15NL (M54416P-15)
	★★ IC2	TM58129NL
	★★ IC5	Y5-2140
	★★ IC12	YM-2301-23903
	★★ Q1, Q2, Q4, Q9	2SA9305
	★★ Q5 - Q8, Q10, Q11	2SC17405
	★ D15	RD6 158
	★ D1 - D6, D8, D9, D15, D17, D22	168131

## SWITCH

Mark	Symbol & Description	Part No.
★ ★ RY1		ASR-084

## CAPACITORS

Mark	Symbol & Description	Part No.
	C5 - C7, C8 - C14, C18 - C18, C26, C27, C30, C37, C38, C40 - C51	CKDYX104M25
	C30, C35	CCDCH151J50
	C28, C60	CCDSL12150
	C69	CCDSL220J50
	C20	CCDL321J50
	C25, C61, C62	CEAS010M50
	C4, C5, C29, C32, C37, C38, C56	CEAS100M25
	C1	CEAS101M30
	C15	CEAS102M8
	C63, C64	CEAS221M10
	C57, C58, C63	CEAS470M10
	C52	CEAS470M10
	C2, C3	CKCYB102K50
	C23, C24	CKCYB103K50
	C29	CKCYB331K50
	C31, C64	CKCYF222J50
	C33	CKCYF473Z50
	C68	COMA472J50
	C34	COMA882J50
	C66	CEAS331M5
	C70	CEAS221M10
	C36	CCCH101J60
	C50, C55	CCDSL121J50

## RESISTORS

Mark	Symbol & Description	Part No.
	R17, R54, R75	RAB5 □□□J
	Other resistors	RD1/8PM □□□J

## OTHERS

Mark	Symbol & Description	Part No.
	IC socket (28P)	AKH-018
	IC socket (40P)	AKH-024
	Terminal	AKN-205
	Terminal	AKN-207
	DIN socket (DATA RECORDER)	AKP-085
	DIN socket (OUTPUT 3)	AKP-086
	Socket (14P) (PRINTER)	AKP-087
	Socket (50P) (EXPANSION SLOT)	AKP-088
	X1 ceramic resonator	ASS-044
	X2 ceramic resonator	ASS-043
	Screen 3 x 10	8BZ30P100FZX
	Screen 3 x 8	8BZ30P080FZX
	Screen 4 x 8	8BZ40P080FZX

## Switch Assembly

Mark	Symbol & Description	Part No.
★ ★ S1	Push switch (RESET)	SULL2NP

## Slot Connector Assembly

Mark	Symbol & Description	Part No.
	Socket (50P) (CARTRIDGE SLDT)	AKP-088
	Screen 3 x 10	8BZ30P100FZX

## Joy Stick Connector Assembly

Mark	Symbol & Description	Part No.
	Socket (8P)	AKP-088

## Key Board Connector Assembly

Mark	Symbol & Description	Part No.
★	D19 - D22	R05.1E8

## OTHERS

Mark	Symbol & Description	Part No.
	DIM socket (13P)	AKP-034

## Key Board Assembly

Mark	Symbol & Description	Part No.
	U1	αPD40718C
	U2	TC40H387P
	U3	SN74LS145N
	U4	SN74LS174N
	LD1	AEL-421
	D1 - D3	2-1K261

## SWITCHES

Mark	Symbol & Description	Part No.
	Tact switch	ASD-181
	Soft push switch	AZS-010

## CAPACITORS

Mark	Symbol & Description	Part No.
	C3 - C6 0.1μF/15V	CKDYX104M25
	C1 47μF/15V	CEAS470M10
	C2 180pF/50V	CCDSL151J50

## RESISTORS

Mark	Symbol & Description	Part No.
	R8, R11	RD1/8PM22J
	R1 - R6, R10	RD1/8PM472J

## 10.ADJUSTMENTS

1. G Overlay Adjustment
2. R - B Adjustment
3. Horizontal Position Adjustment
4. Color Subcarrier Frequency Adjustment
5. Color Subcarrier Suppression Adjustment
6. Black Level Adjustment
7. Switching Spike Elimination Adjustment
8. Hue Adjustment
9. Confirmation by Check ROM




Fig. 10-1 Adjustment point



## 10.1 G OVERLAY ADJUSTMENT

1. Connect the measuring equipment outlined in Fig. 10-2 to PX-7.
2. Set the monitor TV to RGB input.
3. Switch the PX-7 power on, and then with the initial message on display (see Fig. 10-3) press the return key.
4. When the next message is displayed (see Fig. 10-4), press [1] to select MSX+P-BASIC.
5. Connect a digital voltmeter to TP-3.
6. Run the sample program given in Fig. 10-5 for output of color bars on the TV screen.
7. Turn VR104 fully clockwise.
8. Adjust VR103 to obtain the green color bar arrangement shown in Fig. 10-6.
9. Then slowly turn VR103 counter clockwise, and record the TP-3 voltage A when noise becomes apparent in the bars.
10. Next turn VR103 slowly clockwise, and again record the TP-3 voltage B when noise becomes apparent in the bars.
11. Finally adjust VR103 to obtain the TP-3 voltage which is half way between voltages A and B.




Fig. 10-2 Connections



(Write characters on blue background)

Fig. 10-3 Message 1



(Write characters on blue background)

Fig. 10-4 Message 2

```

10 REM
20 SCREEN 2: COLOR, 0, 0
   CLS
30 FOR X=0 TO 255
   STEP 16
40 LINE (X, 95) - (X+15),
   191, X/16, SF
50 NEXT X
60 FOR X=0 TO 255
   STEP 16
70 LINE (X, 0) - (X+1, 25),
   X/16, SF
80 NEXT X
90 GOTO 90
  
```

Fig. 10-5 Sample program




Fig. 10-6 G overlay adjustment

### 10.2 R-B ADJUSTMENT

1. Connect a digital voltmeter to TP-6.
2. Adjust VR104 to obtain the color bar arrangement shown in Fig. 10-7.
3. Slowly turn VR104 counter clockwise, and record the TP-6 voltage C when noise becomes apparent in the color bars.
4. Next turn VR104 slowly clockwise, and again record the TP-6 voltage D when noise becomes apparent in the bars.
5. Finally adjust VR104 to obtain the TP-6 voltage which is half way between voltages C and D.




Fig. 10-7 Adjustment

### 10.3 HORIZONTAL POSITION ADJUSTMENT

1. Press the COMP key to display the computer mode screen with the color bar output (see Fig. 10-7).
2. Then press the SUPERIMPOSE key to obtain a composite display. Compare the color bars in this composite screen with the color bars in the previous computer mode screen, and adjust VR102 during the composite screen display to keep the color bar displacement in the horizontal direction within the width of the narrow color bar (see Fig. 10-8).

(Monitor TV screen same as in R-B adjustment)



Fig. 10-8

### 10.4 COLOR SUBCARRIER FREQUENCY ADJUSTMENT

1. Connect a frequency counter to TP-7.
2. Set the monitor TV to video input.
3. Run the sample program shown in Fig. 10-5 for output color bars on the TV screen.
4. After first pressing the SUPERIMPOSE key to switch PX-7 to composite screen display, press the COMP key to switch to computer mode.
5. Adjust TC101 to obtain a reading of 4.433600 MHz  $\pm$  20Hz in the frequency counter.

### 10.5 COLOR SUBCARRIER SUPPRESSION ADJUSTMENT

Adjusting with a vectorscope

1. Switch to computer mode (by pressing the COMP key).
2. Connect the vectorscope as indicated in Fig. 10-9.
3. Adjust VR106 so that the origins  $a$  and  $a' of the two reflected burst vectors coincide with each other (see Photo. 10-1).$

Adjusting without a vectorscope (rough adjustment)

1. Connect an oscilloscope to the VIDEO OUT terminals with the PX-7 in computer mode. Observe the video synchronizing signal.
2. Adjust VR106 to minimize the carrier which is superimposed on the video synchronizing signal (see Photo. 10-2).



Fig. 10-9 Color subcarrier suppression adjustment




Photo. 10-1




Photo. 10-2

### 10.6 BLACK LEVEL ADJUSTMENT

1. Press the SUPERIMPOSE key to switch to composite mode.
2. Check that the external video signal output level lies within the 1Vp-p±10% range.
3. Adjust VR105 to align the internal black level shown in Fig. 10-10 with the external pedestal level (center of switching spike).




Fig. 10-10 Black level adjustment

## 10.7 SWITCHING SPIKE ELIMINATION ADJUSTMENT

1. Switch to composite mode, and observe the VIDEO OUT terminal output in an oscilloscope.
2. Adjust VR109 to minimize the switching spike in the composite video signal (see Fig. 10-11).



Fig. 10-11 Switching spike elimination adjustment

## 10.8 HUE ADJUSTMENT

Proceed with this adjustment only after the power has been on for at least five minutes.

Adjusting with a vectorscope

1. Press the SUPERIMPOSE key to switch to composite mode.
2. Enter the COLOR 4,4,4 input, and press the return key to obtain an all-blue screen.
3. Adjust VR101 ( $0 \sim 0' \leq 2''$ ) so that the blue hue output obtained from the computer is symmetrical about the U axis as indicated in Fig. 10-13, and make sure that the external signal burst is fully coincident with the vectorscope burst point.

Adjusting without a vectorscope (rough adjustment)

1. Press the SUPERIMPOSE key to switch to composite mode.
2. Enter the COLOR 4,4,4 input, and press the return key to obtain an all-blue screen.
3. Connect an LD to VIDEO IN, adjust operating mode to STILL, and adjust VR101 to obtain a stable blue color in that screen.




Fig. 10-12 Hue adjustment

## 11. INSPECTION ROM INSTRUCTION MANUAL

### 11-1 GENERAL OUTLINE

The PX-7 Inspection ROM Cartridges are jigs designed to efficiently analyze Palcom PX-7 [BK]/HB/HE failures. The two types of cartridges employed are:—

#### A. INSPECTION 1 FOR PX-7[BK] (UK[HB/HE]) VERSION

#### B. INSPECTION 2 FOR PX-7[BK] (UK[HB/HE]) VERSION

These two cartridges are used in the following way.




Fig 11-1 Check

[1] Connect the display unit to the PX-7 and switch the power on with nothing loaded in the cartridge slot. Check that BASIC is started up (with output of the initial display which then switches to the BASIC mode select display). After selecting a mode by keyboard input, key in a suitable character to check for normal key input. If key inputs are normal, switch the power off, and insert the INSPECTION 1 cartridge into the cartridge slot in the front of the unit to commence the test.

[2] If BASIC fails to start, open the bonnet and remove IC13 (P-BASIC ROM) from its IC

socket. Repeat the start procedure to see if BASIC will start up or not. (The BASIC mode select display is not obtained in this case — the same display as when MSX BASIC is selected (push key [2]) is obtained instead). If BASIC is started, replace the defective IC13 component.

[3] If BASIC still fails to start with IC13 removed, re-insert the component into the IC socket and load the INSPECTION 2 cartridge in the cartridge slot in the front of the unit to commence the test.

## 11-2 INSPECTION 1

The INSPECTION 1 program consists of BASIC (including P-BASIC commands) and machine language programs, and is located in 8000H thru BFFFH (16K bytes) in slot #1 (in front panel).

\* Inserting the program in SLOT #3 (in rear panel) results in "syntax error" and failure to operate normally.




Fig. 11-2 Memory map

[1] The basic mode consists of MSX-BASIC and P-BASIC mode being selected by pressing key [1]. If key [2] is pressed to select only MSX-BASIC mode, the screen mode keys (SUPERIMPOSE, VIDEO and COMPUTER) cannot be used, and the system control test (6) cannot be executed. All other tests, however, can be executed.

[2] There are seven tests (0) thru (6). The desired test is selected by pressing the numerical key corresponding to that test on the menu screen.

[3] When a test (1) thru (6) is executed, the program returns to the menu screen upon completion of the test, or when the [SPACE] key is pressed.

[4] The aging test (0) consists of a loop test executed in the following sequence:



To quit this loop and executed another test, either press the RESET button to return to the BASIC MODE SELECT menu, or press the [CTRL] and [STOP] keys to execute a program break, followed by re-executing by pressing the [F5] key (RUN ↵).

[5] The [CTRL] + [STOP], [SUPERIMPOSE], [VIDEO], and [COMPUTER] keys are valid anywhere within this program while it is being run.

\* Note, however, that the screen mode keys are only valid when the precaution described in [1] is observed.

[6] All tests proceed in accordance with messages displayed on the screen.




Fig. 11-3 Menu

## Test Details

### (0) Aging Test

#### [RAM TEST]

00H, 55H, AAH, and FFH data is written within the C000H thru DFFFH and 8000H thru BFFFH RAM address ranges, and the written data is subsequently checked to see that it matches the read data.

\* Since the E000H thru FFFFH address range forms the BASIC work area, it cannot be checked by this test. The INSPECTION 2 cartridge must be used if a check is desired.

#### [ROM TEST]

1. The total sum of data in all addresses (0000H thru 7FFFH) in the MSX-BASIC ROM (IC12) is checked to see that it comes to 2DH (check sum, or addition of all bytes excluding carry).
2. The total sum of data in all addresses (4000H thru 5FFFH) in the P-BASIC ROM (IC13) is checked to see that it comes to FFH.

#### [VRAM TEST]

00H, 55H, AAH and FFH data is written within the 3800H thru 3A98H VRAM address range, and is then compared with the read data.

\* Since the screen settings would be destroyed, it is not possible to check all addresses by this test. Again, the INSPECTION 2 cartridge must be used if a check is desired.

#### [VIDEO TEST]

First the 16 color bar, and then "all white", are displayed on the screen.

#### [SOUND TEST]


The L channel, R channel, and center sounds are generated in that order.

### (1) Video Test

The "16 color bar", "16 half bar", "all white", and "all blue" screen displays can be selected by numeral key input. This test is used in video system adjustments.



Fig. 11-4 16 color bar



(Same color arrangement as in the 16 color bar)

Fig. 11-5 16 half bar

**(2) Sound Test**

Testing of the following keys.

- |                     |  |
|---------------------|--|
| [1] L channel       | PSG(IC5) B ch. (PIN 3) output check  |
| [2] R channel       | PSG(IC5) C ch. (PIN 38) output check   |
| [3] Center (PSG)    | PSG(IC5) A ch. (PIN 4) output check  |
| [4] Center (PPI)    | PSG(IC4) SOUND (PIN 10) output check   |
| [5] MUTE OFF        | NOTE 1<br>External audio input muting OFF  |
| [6] Center (FILTER) | Center localization output frequency changed in cycles from 1 kHz to 10 kHz, 28 kHz and back to 1 kHz. |
| [7] Melody          | Melody play  |

**(3) Controller Test**

Testing of CONTROLLER 1 and CONTROLLER 2 port.

Connect FX-JY8 to the selected CONTROLLER port.

- The graphic characters shown in the accompanying diagram are shifted (and leave a trail) depending on the direction of the grip (but cannot be moved beyond the edge of the screen).




Fig. 11-6 Controller test

- A beep sound is generated when trigger A (orange button in top of grip) is pressed, and the graphic character color is changed sequentially from COLOR 1 thru COLOR 15.

- When trigger button B (grey button in the main unit) is pressed, a lower pitch sound (than the above beep sound) is generated, and the background color is changed from COLOR 1 thru COLOR 15. The graphic characters displayed on the screen are cleared at this stage and returned to the center position.

\* Since the graphic characters cannot be distinguished if the character and background colors are the same, change either color by trigger operation.

**(4) Printer Test**

Output of the following characters to printer or CENTRONICS CHECK BOARD.

\* If the CENTRONICS CHECK BOARD is used, ASCII codes 20H thru 7AH are shown in binary.  
!"#\$%&'()\*+,-./0123456789:;<=? @ABCDEFGHIJ  
KLMNOPQRSTUVWXYZ [\]^\_`abodefghij  
klmnopqrstuvwxyzz

**(5) Cassette Test**

Save data on cassette tape, and then load the tape and compare the data.

**(6) System Cont Test****[1] SYSTEM CONT1 (SD-26)**

Switch the INPUT selector to the TV position by remote control, and change the channel upwards.

- Do not change channels upwards if no external video signal is applied to the FX 7.
- Execute the remote control operation via SD-R5 (RGB pack)/ZE (see I/M for connection details).

**[2] SYSTEM CONT2 (LD-1100)****[3] SYSTEM CONT3 (LD-700)**

Activate the LV player, search for frame 1000, and then "step forward".

\*Use CAV disc

**NOTE 1**

This MUTE OFF test must be done in COMPUTER mode. In case the picture is unstable because of the asynchronbus (SUPERIMPOSE MODE, VIDEO MODE), push the COMPUTER key to recover the normal picture.



### CPU Ass'y (AWP-022) TP1 Thru TP4 Functions

Description of the functions of TP1 thru TP4 mounted on the PX-7/HB, HE CPU ass'y (AWP-022) and the associated jumper-land JPA thru JPD).

- Under normal conditions, respective soldering of JPA thru JPD forms bridge short circuits where the MSX-BASIC ROM and 32K byte RAM become slot #0, and the front cartridge slot becomes slot #1.
- That is, after the power is switched on or after the RESET switch is pushed, the CPU is started up from slot #0 0000H address, resulting in the MSX-BASIC ROM being selected and taking control of operations.
- If the ROM, RAM, and internal I/O are normal, the initial display will appear on the screen to enable key inputs under MSX-BASIC control. If an abnormal condition exists, however, resulting in runaway status or suspended operation, it will not be possible to detect that condition while under MSX-BASIC control.
- In this case, if the inspection 2 ROM made ready when the power was switched on or the RESET switch pushed can be activated and various checks executed, the location of the abnormal condition can be determined.
- In this ass'y, slot #0 can be reverted to the front cartridge slot and slot #1 to the MSX-BASIC ROM and 32K byte RAM by removing the solder from JPC or JPA, and from JPB or JPD, thereby enabling activation of the inspection 2 ROM mounted in the front cartridge.
- JPC/JPA and JPB/JPD have been mounted on the top and bottom of the ass'y for handling working top the front, or the JPC/JPD solder when working from the bottom.




Fig. 11-7 Place and circuit diagram

## 11.3 INSPECTION 2

INSPECTION 2 is an 8K byte program consisting entirely of machine language, and which is activated by inserting the program in 0000H thru 1FFFFH in slot #0 (in front of unit) by the slot #0/slot #1 switching described above under "CPU Assy TP1 Thru TP4 Functions".




Fig. 11-8 Memory map

## Connections

- Connect the RF, VIDEO, or RGB output to the display unit.
- Connect the FROM PC terminal on the CENTRONICS CHECK BOARD to the PX-7 PRINTER terminal by using MSX printer cable.
- Connect a +5V power supply by using the alligator clips connected to the TO IF terminal on the CHECK BOARD.
  - \* This +5V may also be supplied from the PX-7 unit.
- Switch the CENTRONICS CHECK BOARD SINGLE/CONTINUE selector to the SINGLE position.
  - \* SINGLE . . . . . Test executed in single steps each time the STEP button is pressed.
  - \* CONTINUE . . . . . Tests executed continuously in succession — useful in aging test.
- After first removing the bridge connecting JPA to JPB (repaired from the component side) or the bridge connecting JPC to JPD (repaired from the soldering side) connect TP1 to TP3 and TP2 to TP4 to interchange slot #0 and #1.
- Insert the INSPECTION 2 cartridge in the front panel CARTRIDGE slot.

- Adjust the VOLUME and MIXING LEVEL controls to the central positions to ensure that the sound output is at an audible level. After completing these settings, switch the PX-7 power on to proceed with the tests listed in the Test Flow.

Test results can be checked by display, sound output, and LED lamps. Therefore, if one of the functions fails to operate, checks can still be executed by using the remaining functions.




Fig. 11-9 Connections

## Test Flow




Fig. 11-10 Test flow-chart

### [STEP 1] Sound Output and LED Lamps

- When the power is switched on, a continuous tone is generated by the PSG (and continues until the title is displayed).
- The D0 thru D7 LED pattern changes as shown in the accompanying diagram each time the CENTRONICS CHECK BOARD STEP button is pressed.



Fig. 11-11 Sound output and LED lamps

### [STEP 2] Title Display

- When the STEP button is pressed again after completing STEP 1, the title is displayed on the screen (see accompanying diagram), and the PSG tone is stopped.

Operation of the basic sections and the CPU, PSG, VDF, and PRINTER PORT statuses are checked by the above steps.



Fig. 11-12 Title display

### [STEP 3] PPI Test

See Fig. 11-14

### [STEP 4] Ram Test

- The RAM test is executed with the RAM area divided into four parts. First, the area used as program work area is checked by tests ③ and ④.

Table 11-1

③ 8000-80FFH TEST	④ C000-C0FFH TEST	WORK AREA ADDRESS
OK	OK	8000-80FFH
OK	NG	8000-80FFH
NG	OK	C000-C0FFH
NG	NG	DATA CONTINUE




Fig. 11-13 RAM test




Fig. 11-14 PPI test flow chart

- The RAM used in the PX-7 consists of four 16K x 4-bit D-RAMs to provide 32K bytes of RAM area from 8000 to FFFFH.
- These four D-RAMs are allocated in the following way.

Table 11-2

IC15	8000 thru 8FFFH	D0 thru C0
IC18	8000 thru 8FFFH	04 thru 07
IC16	C000 thru FFFFH	00 thru 03
IC19	C000 thru FFFFH	04 thru 07

- That is, the RAM area 8000 thru 8FFFH is formed by the IC15/IC18 pair, and the C000 thru FFFFH area is formed by the IC16/IC19 pair.
  - A work area can thus be secured as long as one of the above pairs is operating.
  - If both pairs are NG, however, subsequent tests cannot be executed. The CAN'T CONTINUE message appears on the screen, an accompanying tone is generated, and the program is halted.
- Rather than a defect in the RAM itself, NG conditions are usually due to a failure in the access stage. Therefore, when checking the circuitry, check that RAS, CAS, WE, OE, ADDRESS LINE, and DATA LINE are all normal.
- An accessing failure will certainly be the most likely cause if the CAN'T CONTINUE condition occurs.




Fig 11-15 Work area test flow chart

RAM areas not checked by tests ⑤ and ⑥ are to be checked by tests ⑦ and ⑧.

- When a NG condition occurs, the NG output is accompanied by the NG address, the data read at that time, and an indicator tone.

#### Display examples

When OK

```
8100 ~ BFFF
00 - OK
55 - OK
AA - OK
FF - OK
```

When NG: 8100H is NG, resulting in reading of 7EH data.

```
8100 ~ BFFF
00 - NG 8100-7E
55 - NG 8100-7E
AA - NG 8100-7E
FF - NG 8100-7E
```

If a NG condition occurs during this test, the program proceeds to the next routine without checking the remaining addresses in NG routine. Hence, there is only a single NG address data output for any one routine.

That is, in the above NG display example, it is not possible to tell whether the remaining addresses from 8101H are OK or not.





Fig. 11-16 Work area test flow chart

## [STEP 5] V-RAM TEST

- The V-RAM test is executed without dividing the V-RAM address 0000H thru 3FFFH 16K byte area.
- Since the display changes during the test, the OK/NG display is not shown until after the check has been completed.
- If a NG output is obtained at the 55H stage of the test, the program proceeds immediately to the ROM TEST.



## [STEP 6] Rom Test


- The ROM TEST is divided into the P-BASIC ROM TEST ⑩ and the MSX-BASIC ROM TEST ⑪.


1. Check to see that P-BASIC ROM address 4000, 4001, 4010 thru 4012H data is as shown in the following table.

Table P-BASIC ROM address data

Address	Data (Hexadecimal)	Data (ASCII code)
4000H	41	A
4001H	42	B
4010H	50	P
4011H	4E	N
4012H	52	R

2. All P-BASIC ROM address data from 4000H to 5FFFH is summed (addition of all bytes with no carry), and a check is made to see that the sum is FFH.





- (11) MSX-BASIC ROM TEST
1. The first 256 bytes in each 4K bytes of normal MSX-BASIC ROM data [1] thru [8] is stored in addresses 1800H thru 1FFFH of the INSPECTION 2 ROM.
  2. Each 256 bytes of normal check sum data (128 bytes) from 0000 to 7FFFFH of the MSX-BASIC ROM is stored in addresses 1500H thru 157FH of the INSPECTION ROM.

The MSX-BASIC ROM test is executed by checking the above data and the check sum of all MSX-BASIC ROM bytes. Note that since this test is based on the MSX-UK version ('84.6.29 FIX), a NG test result may be obtained for other normal ROMs if the contents of the ROM differ due to subsequent version up-grading.

Fig. 11-19 MSX-BASIC ROM test



- END is displayed on the screen when the ROM test is completed, and the program returns to the same output tone and LED pattern as in the beginning.




Fig. 11-20

Fig. 11-20 MSX-BASIC ROM test

Table 11-3 Inspection 2 test flow

Test Description	Output of Result			
	CENTRONICS CHECK BOARD	LED PATTERN	DISPLAY OUT	SOUND OUT
<b>STEP 1 Sound and LED Outputs</b> Normal CPU, CPU peripheral circuit, gate array, and printer output can be checked by the generated tone and LED pattern changes.	DT 06 06 04 STEP PUSH ●●●● ○○○○ STEP PUSH ○●●● ●○○○ STEP PUSH ○○○● ●●○○ STEP PUSH ○○○● ●●○○ STEP PUSH ○○○○ ●●●●	03 02 01 00 ○○○○ ●○○○ ●●○○ ●●○○ ●●●●		BEEP ON
<b>STEP 2 T rix display</b> Display of title on screen, and VDP operation check	STEP PUSH		Initial screen settings Border color Cyan Background color Blue Foreground color White  Title PX-7 SELF TEST	BEEP OFF
<b>STEP 3 PPI TEST</b>	STEP PUSH			
(1) 54H and 08H data to PPI: write, read, and verify	Now testing	●○○○ ○○○●	PPI TEST 1-	
	When result is OK	○●○○ ○○○○	1 - OK	
	When result is NG	○●●● ○○○○	1 - NG	BEEP
Comment: *Meaning of LED patterns				BEEP tone generated when result is NG
(2) Check that addresses 4000 thru 7FFFH are switched to slot #2	STEP PUSH			
	Now testing	●○○○ ○○○●	2 -	
	When result is OK	○●○○ ○○○○	2 - OK	
When result is NG	○●●● ○○○○	2 - NG		
(3) Check that addresses 4000 thru 7FFFH are switched to slot #1	STEP PUSH			
	Now testing	●○○○ ○○○●	3 -	
	When result is OK	○●○○ ○○○○	3 - OK	
When result is NG	○●●● ○○○○	3 - NG		BEEP
(4) Check that addresses 8000 thru BFFFH are switched to slot #1	STEP PUSH			
	Now testing	●○○○ ○○○●	4 -	
	When result is OK	○●○○ ○○○○	4 - OK	
When result is NG	○●●● ○○○○	4 - NG		BEEP

Table 11-4 Inspection 2 bit flow

Test Description	Output of Result				
	CENTRONICS CHECK BOARD	LED PATTERN	DISPLAY OUT	SOUND OUT	
<b>STEP4 RAM TEST</b>	<b>STEP PUSH</b>				
(5) Write, read, and verify addresses 8000 thru 80FFF	Now testing	● ○ ○ ○ ○ ● ● ● ●	RAM TEST 5 -		
	When result is OK	○ ● ○ ○ ○ ○ ● ● ● ●	5 - OK		
	When result is NG	○ ● ● ● ● ○ ○ ● ●	5 - NG	BEEP	
(6) Write, read, and verify addresses C000 thru C3FFF	<b>STEP PUSH</b>				
	Now testing	● ○ ○ ○ ○ ○ ● ● ● ●	5 -		
	When result is OK	○ ● ○ ○ ○ ○ ○ ● ● ● ●	5 - OK		
	When result is NG	○ ● ● ● ● ○ ● ● ● ●	5 - NG	BEEP	
(7) Write, read, and verify addresses 8100 thru 8FFFF	<b>STEP PUSH</b>				
	Now testing	● ○ ○ ○ ○ ○ ● ● ● ●	8100H-8FFFH		
	When result is OK	○ ● ○ ○ ○ ○ ○ ● ● ● ●	00 - OK	(NG address) ↓ (Read data)	
			55 - OK		
	When result is NG	○ ● ● ● ● ○ ● ● ● ●	AA - OK	8100-7E	BEEP
FF - OK			8100-7E		BEEP
00 - NG			8100-7E		BEEP
55 - NG	8100-7E	BEEP			
AA - NG	8100-7E	BEEP			
FF - NG	8100-7E	BEEP			
(8) Write, read, and verify addresses C100 thru FFFFH	<b>STEP PUSH</b>				
	Now testing	● ○ ○ ○ ○ ● ○ ○ ○ ○	C100H-FFFFH		
	When result is OK	○ ● ○ ○ ○ ○ ● ○ ○ ○ ○	00 - OK		
			55 - OK		
When result is NG	○ ● ● ● ● ● ○ ○ ○ ○	AA - OK	C100 - 7E	BEEP	
		FF - OK		C100 - 7E	BEEP
		00 - NG		C100 - 7E	BEEP
55 - NG	C100 - 7E	BEEP			
AA - NG	C100 - 7E	BEEP			
FF - NG	C100 - 7E	BEEP			
<b>STEP5 V-RAM TEST</b>	<b>STEP PUSH</b>				
(9) Write, read, and verify V-RAM addresses 0000 thru 3FFFF	Now testing	● ○ ○ ○ ○ ● ○ ○ ● ●	Division in screen display		
	When result is OK	○ ● ○ ○ ○ ○ ● ○ ○ ● ●	V-RAM 00 - OK AA - OK		
	When result is NG	○ ● ● ● ● ● ○ ○ ● ●	V-RAM 00 - NG	BEEP	
<b>STEP6 ROM TEST</b>	<b>STEP PUSH</b>				
(10) Verify P-BASIC ROM data check sum	Now testing	● ○ ○ ○ ○ ● ○ ○ ○ ○	ROM TEST P-BASIC		
	When result is OK	○ ● ○ ○ ○ ○ ● ○ ○ ○ ○	VERIFY - OK CHECKSUM - OK		
	When result is NG	○ ● ● ● ● ● ○ ○ ○ ○	VERIFY - NG CHECKSUM - NG	BEEP BEEP	
(11) Verify MSX-BASIC ROM data check sum	<b>STEP PUSH</b>				
	Now testing	● ○ ○ ○ ○ ○ ○ ○ ○ ○	P-BASIC		
	When result is OK	○ ● ○ ○ ○ ○ ● ○ ● ● ●	VERIFY - OK CHECKSUM - OK		
When result is NG	○ ● ● ● ● ● ○ ○ ● ● ●	VERIFY - NG CHECKSUM - NG	BEEP BEEP		
<b>END</b>	<b>END</b>				

Press STEP button to return to STEP 1.

## Countermeasures to be Taken for Different Test Results (Analysis of Defective Positions)

### Step 1 & Step 2

These tests are used to check whether test result outputs are normal or not. This program employs three means of handling test result outputs — CENTRONICS CHECK BOARD LED lamp, DISPLAY OUT, and SOUND OUT. The following tests can be executed as long as any one of these means is functioning normally. If all three are malfunctioning, however, no further testing is possible. All three means should be functioning correctly at all times.

The likely defective positions if a failure occurs are described below.

### 1. CENTRONICS CHECK BOARD LED → Printer interface NG

- ALL LEDs NG
  - Check signal between gate array (IC3) and CPU (IC1)
  - Check gate array (IC3) LPTE, FSTB, and BUSYEN signals
  - Check data latch (IC32)
  - Check printer connector
- Some of the LEDs NG → PD0 thru PD7 NG
  - Check D0 thru D7, IC32, and connector
- STEP button malfunction → BUSY system NG
  - Check CONNECTOR (11 pin), IC45, and D1
 Subsequent tests cannot be executed if STEP button fails to function.

### 2. DISPLAY OUT → VDP section, analog ass'y video system NG

- No output of VDP (IC2) Y, R-Y, B-Y
  - Check VDP CLK
  - Check signal between VDP and CPU, and also check the gate array VDP signal
- Y, R-Y, and B-Y are OK, but no picture
  - Check analog ass'y video system
  - Use RGB OUT if available
- Picture obtained, but is not normal
  - Check signal between VDP and VRAM (IC20 & IC21)

### 3. SOUND OUT → PSG section analog ass'y audio system NG

- No PSG (IC5) A, B, and C outputs
  - Check signal between PSG and CPU
  - Check gate array PSG signal
  - Check clock input
- A, B, and C obtained, but no sound
  - Check ASCL and ASCR, and check Q10/Q11 if NG
  - Check the analog ass'y audio system

### 4. LEDs, DISPLAY, and SOUND all NG

- Have slots #0 and #1 been switched?
- Is the CPU clock (Φ) OK?
- Is address bus A0 thru A15 normal?
- Is data bus D0 thru D7 normal?
  - Check signal matching between buffer input and output, and check short/open
- Are control signals normal?
- Is the front cartridge slot connector signal normal?

### Step 3

FP11 — NG (which means 2 thru 4 are also NG)

- Check signal between PPI (IC4) and CPU
- Check GATE ARRAY, PPIW and PPIR signals

FP11 — OK, but 2, 3, or 4 NG

- Check PPI, PAD thru PA7, IC28, and IC11
- 2 — NG: Check between SLTSL2 and P-BASIC ROM (IC13) and around the P-BASIC ROM
- 3 — NG: Check between SLTSL1 and MSX-BASIC ROM (IC12) and around the MSX-BASIC ROM
- 4 — NG: Same check as "3 — NG" if failure in 3, but check between SLTSL1 and RAM (IC15, IC16, IC18, and IC19), and around the RAM if 3 is OK.

### Step 4

CANT CONTINUE

- Check GATE ARRAY, RAS, CAS, and SFX signals, and also the IC14, IC17, IC34, and IC43 signals

5 — NG, 7 — NG

- Check IC15, IC18, and CAS2

6 — NG, 8 — NG

- Check IC16, IC19, and CAS3

If 5 is OK but 7 NG, or if 6 is OK but 8 NG etc, a defective RAM is the likely cause.

If the higher order bits are abnormal due to change in read data when NG, check IC18 and IC19, or if the lower order bits are abnormal, check IC15 and IC17.

### Step 5

- Check signal between VDP and VRAM (IC20 and IC21)

### Step 6


10 — NG


- STEP 3 Is PPI2 OK? See STEP 3 if NG, and check P-BASIC ROM if OK

11 — NG


- STEP 3 Is PPI3 OK? See STEP 3 if NG, and check MSX-BASIC ROM if OK

## 12. BLOCK DIAGRAM








**SYSTEM CONTROL INTERFACE**



**KEYBOARD UNIT (6801-323)**









## 13. CIRCUIT DESCRIPTION

### 13.1 BLOCK DIAGRAM DESCRIPTION

#### • TOTAL CPU

##### 1. CPU (Central Processing Unit)

- LH0080A (Z80A equivalent) (3.58MHz clock frequency)
- 1 WAIT generated during instruction fetch (M1) cycle
- Mode 0, 1, and 2 interrupt processing from  $\overline{INT}$  pin possible (without using NMI)  
Interrupts include
  - 1) Interrupt for each single feed scan from VDP (50Hz cycle)
  - 2) Interrupt when external video signal is switched off in superimpose or video mode
  - 3) Interrupt from external device via cartridge slot

##### 2. ROM (Read Only Memory)

- 32K bytes masking ROM (YM-2301-23908 used as built-in MSX-BASIC interpreter (UK version)
- 8K bytes masking ROM (PDS031) used as built-in extension P-BASIC interpreter ROM. Substitute EP-ROM (MSL2764K-213)
- Total ROM area of 40K bytes

##### 3. RAM (Random Access Memory)

- 32K bytes RAM
- Four 16K X 4-bit D-RAMs (MB81416-12 or MSM4416P-15) used as RAM

##### 4. VOP, V-RAM, and RF MOD

- TMS9129NL (PAL system color difference signal output). 16K bytes V-RAM
- Two 16K X 4-bit D-RAMs (TMS4416-15NL or M5M4416P-15) used as V-RAM
- 256 X 192 dots 16 color display (including transparent, black, and white). 32 sprites (dynamic picture) pattern generation possible

##### 5. Video Circuit and Interface

- RGB (TTL level digital output) and PAL composite output and RF output are generated from VDP color difference output, and combination with external composite input signal (three modes: superimpose, video, and computer)

##### 6. PPI (Programmable Peripheral Interface)

- M5L8255AP-5 with three built-in 8-bit I/O ports (PA0 thru PA7, PB0 thru PB7, PC0 thru PC7)
- Mode A used with PA0 thru PA7 set as output, PB0 thru PB7 set to input, and PC0 thru PC7 set to output

- PA0 thru PA7 allocated to slot selection, PB0 thru PB7, PC0 thru PC3 and PC6 to keyboard I/F, PB4 and PB5 to data recorder I/F, and PC7 to sound output

##### 7. Keyboard Interface

- Output of scan signals to keyboard key matrix, and input of key input (return) signal
- Number of connector cable lines reduced by transferring scan output and key input signals via bidirectional bus

##### 8. PSG (Programmable Sound Generator)

- YM-2149 with three sound output channels A, B, and C (8 octave and 1 noise output) and two 8-bit I/O ports (IOA0 thru IOA7 and IOB0 thru IOB7)
- IOA0 thru IOA7 used as input ports and IOB0 thru IOB7 used as output ports
- IOA0 thru IOA5 and IOB0 thru IOB6 are used as control 1 and 2 I/Fs, and IOA7 is used as data recorder data input
- Other ports are not used

##### 9. Audio Data Interface

- Data recorder data input/output and motor control

##### 10. CPE Disk Interface

- Conversion of right channel audio data signal from CPE (Computer Program Encoded) disc to TTL levels

##### 11. Muting Control, Sound Mixer, and Interface

- Allocation and mixing of PSG outputs A (center), B (left channel), C (right channel), PPI SOUND output (center), and cartridge slot SUNDIN input (center), and removal of unwanted harmonic components by LFP.  
External audio inputs (with independent left and right muting on/off switching by muting control) plus mixed audio and speaker outputs are also obtained.

##### 12. System Control Interface

- PIONEER's standard remote control devices and LD-1100 remote control interface

### 13. Printer Interface

- 8-bit parallel printer interface in conformity with CENTRONICS specifications

### 14. Cartridge Slots #1 (Front) and #3 (Rear)

- Connector for MSX cartridge — input/output of MSX signals via 50-pin cartridge connector

### 15. Power Supply

- +5V, +12V, and -12V regulated voltages from 220/240V AC 50/60Hz input
- Current limiting of regulated outputs to protect cartridge from destruction by incorrect shorting in a slot

## • ANALOG ASS'Y

### A. Video Signal Circuits

#### 1. Buffer 1

Buffer amplifier for external video signals applied via the video input terminal.

#### 2. External Synchronizing Signal Separator

Separation of the vertical and horizontal synchronizing signals as a composite synchronizing signal from the external video signal.

#### 3. Internal Synchronizing Signal Separator

Separation of the vertical and horizontal synchronizing signals as a composite synchronizing signal from the VDP (TMS9129) Y (luminance) signal.

#### 4. Vertical Synchronizing Signal Separator Circuits 1 & 2

Separation of the vertical synchronizing signal from the composite synchronizing signal separated from the external video and VDP Y signals.

#### 5. Bandpass Filter

Extraction of the chroma signal from the external video signal. (The chroma signal is muted by Q103 when in computer picture mode.)

#### 6. Phase Shifter

Adjustment of the burst phase of the external video signal at the video switching circuit to match the computer picture color phase reference.

### 7. Color Subcarrier Generator Circuit

The color subcarrier generator circuit consists of a quartz resonator PLL circuit, and in superimpose mode, it is used to form a continuous color subcarrier by synchronizing with the color synchronizing signal (color burst) in the external video signal. The color subcarrier (4.433618 MHz) is used as the carrier (two signals 90° out of phase with each other) for the carrier color signal modulator.

In computer picture mode, PLL operation is stopped and the color subcarrier frequency becomes the free-running frequency. This carrier is also used as the reference clock for the synchronizing pulse generator.

### 8. Horizontal Synchronizing Signal Processing Circuit

The horizontal synchronizing signal processing circuit consists of a PLL circuit to form a pulse (15.625kHz) signal synchronized with the horizontal synchronizing signal in the external video signal when in superimpose mode. This pulse signal serves as the reference signal for the VDP clock (10.6MHz) generator. The horizontal synchronization adjustment control (VR102) is used to adjust the free-running frequency, and is capable of a certain degree of horizontal position adjustment if within the PLL circuit lock range. This pulse signal is also used as the PAL pulse for control of the PAL switch in the color subcarrier generator circuit in both computer and superimpose modes.

### 9. Loop Filter and VCO

This circuit consists of a PLL circuit together with the frequency divider and phase comparator in the synchronizing pulse generator which forms part of the 10.6MHz VDP clock generator for the CPU ass'y.

### 10. Synchronizing Pulse Generator

The synchronizing pulse generator consists of the following blocks.

- (1) Horizontal synchronizing signal noise suppressor
- (2) External video signal detector
- (3) 10.6MHz PLL generator phase comparator and frequency divider
- (4) Reference signal generator of 10.6MHz PLL generator.
- (5) Reference signal switching circuit for the PLL generator and horizontal and vertical synchronizing signals used in superimpose.
- (6) Counter 1 for PAL pulse generation
- (7) Counter 2 for generation of the burst gate pulse from the external/internal horizontal synchronizing signals

- (8) RSYNC circuit for generation of VDF horizontal and vertical counter reset pulses in picture superimpose mode
- (9) Muting control circuit for muting of the audio right channel

### 11. Matrix Circuit

The matrix circuit contains the following blocks.

- (1) Y, R-Y, B-Y, buffer 1  
Buffer amplifier for the computer video outputs Y (luminance signal), R-Y, and B-Y (color difference signal) from the VDF (CFU aa's TMS9129).
- (2) R, G, and B Matrix Circuits  
Adder circuit to obtain the R, G, and B signals from the VDF Y, R-Y, and B-Y signals.  
The R signal is generated from the R-Y and Y signals (R matrix)  
The G signal is generated from the R-Y, B-Y and Y signals (G matrix)  
The B signal is generated from the B-Y and Y signals (B matrix)
- (3) DC level shift circuit  
The VDF B-Y signal is subject to a voltage shift to enable detection of picture overlay flags in that signal.

### 12. RGB Generator

The RGB generator consists of the following blocks.

- (1) R, B, signal generator  
The R, B, signal generated in the matrix circuit is converted to the R, B, signal of the digital R, G, B signal by voltage comparator. The R, B, adjustment control (VR 104) is made up of the comparator slope adjustment volume.
- (2) G, OVL YF signal generator  
The G signal generated in the matrix circuit and the level-shifted B-Y signal are converted to the G and OF (picture overlay flag) signals of the digital R, G, B signal by voltage comparator.

### 13. Composite Video Signal Generator

The circuit consists of the following blocks.

- (1) Buffer 3 and buffer 4  
Optimization of the level of the color subcarrier applied to the carrier color signal modulator. The carrier phase is inverted in buffer 3 to correct the polarity of the carrier color signal in the carrier color signal modulator.

- (2) Carrier color signal modulator, voltage regulator, and bias circuit.

The carrier color signal is generated by modulating the VDF R-Y and B-Y signals to the color subcarrier (4.433618MHz). The color subcarrier suppression adjustment control (VR106) is made up of the bias adjustment volume of the carrier color signal modulator. And the voltage regulator supplies power for the carrier color signal modulator bias circuit.

- (3) Mixing circuit and carrier color signal filter  
The R-Y and B-Y carrier color signals generated in the color signal modulator are combined by a mixing circuit. Dot interference is reduced by restricting the carrier color signal side bands by bandpass filter.
- (4) Mixing circuit and Y buffer 2  
The VDF Y signal is passed through Y buffer 2 where it is combined with the carrier color signal to form the composite video signal.
- (5) Level shift circuit  
The level of the internal video signal is shifted to match the level of the external video signal.
- (6) Burst attenuator  
The burst period of the internal video signal during IC108 is opened while in computer mode to attenuate the burst signal to the standard PAL system burst level.
- (7) Overlay flag eliminator  
During picture superimpose mode, the overlay flag included in the VDF R-Y and B-Y color difference signals are in blank during that interval to obtain an achromatic color difference level. The white level adjustment control (VR109) is used in this level setting.
- (8) R-Y and B-Y buffer 2  
Buffer amplifier for the color difference signal after level compensation at the overlay flag eliminator.

### 14. Video Switching Circuit

The video switching circuit contains the following blocks.

- (1) Buffer 2 and clamp circuit 1  
The pedestal level of the external video signal is exactly matched with the pedestal level of the internal video signal. The video level adjustment control (VR105) is used in this level setting.
- (2) Video switching circuit  
In computer mode, external video signal mode, and picture superimpose mode, the video signal is switched by the OVL YF signal (picture superimpose flag).
- (3) Video amplifier  
Amplification of the video switching circuit output video signal to 1Vp-p/75 ohms.

## 15. RF Modulator

The RF modulator includes the following blocks.

### (1) Buffer 5 and clamp circuit 2

The RF modulator modulation ratio is optimized to ensure that the synchronization destination voltage of the video signal from the video output terminals is kept at 0V.

### (2) Mixing/pee-emphasis circuit

Conversion of audio left and right channel outputs to monaural by mixing circuit, and performing pee emphasis by emphasizing the high frequency components.

### (3) Limiter

The audio output level is limited to prevent over modulation of the RF modulator.

## B. Audio Signal Circuits

### 1. Buffer 5 and Buffer 7

Buffer amplifier for conversion of the audio input impedance.

### 2. Low-pass Filters 1 & 2

12dB/oct low-pass filters ( $f_0 = 16\text{kHz}$ ) for audio signals from PSG (YM-2145) and PFI (8255) in the CPU ass'y.

### 3. L & R Muting

External audio signal muting circuits for independent left and right channel muting.

### 4. L & R Mixing Circuits

Adder circuits using operational amplifiers for mixing the external audio and ASC (PSG, PFI, SOUND IN) signals.

### 5. Power Amplifiers 1 & 2

Amplification of the mixed left and right channel audio signals to speaker and headphone driver levels.

## C. Through Switch Circuits

### 1. Through Relay

Switching relay for output of external video and audio signals applied to the VIDEO and AUDIO INPUT terminals direct to the VIDEO and AUDIO OUTPUT terminals (through) or input to the ass'y processing circuits (normal). The relay consists of two plungers PM1 and PM2, and relay switches RY102(1/8) thru (8/8) in an integrated device.

### 2. Driver Circuit

Driver circuit used to activate the through relay plungers PM1 and PM2 to switch RY102.

### 3. Charge Storage Circuit

This circuit supplies the power to drive plungers PM1 and PM2.

### 4. Switch Position Detector

This detector circuit checks that the relay switch has been properly switched by plunger action, and feeds the result back to the pulse generator circuit.

### 5. Pulse Generator

Generation of pulse signals to be passed to the driver circuit to drive plunger PM1 or PM2 on the basis of information received from the timing circuit and the switch position detector.

### 6. Timing Circuit

This timing circuit is involved in setting the switching timing for the through switch, and passing a trigger to the pulse generator.


### 7. Rectifier

Generation of voltage for switching the timing circuit on and off.

### 8. Regulator

Supply of power to the timing circuit and pulse generator.

• Level Diagram



13.2 CPU AND PERIPHERAL CIRCUITS




Fig. 13-1 Block diagram

### 13. 2. 1 CPU (Central Processing Unit)

The CPU (IC1) is an equivalent Z80A device (LH0080A).

### 13. 2. 2 System Clock

The system clock (3.58MHz) is generated by an oscillator consisting of a ceramic resonator X1, IC37(1/6), and IC38(1/6), and is supplied to the CPU, PSG, gate array, and cartridge slots.




Fig 13-2 System clock oscillator

### 13. 2. 3 Reset Circuit

The PX-7 is initialized by this circuit when the power is switched on or when the RESET switch (S1) is switched on. The CPU is reset by applying a active-low pulse. When the power is switched on, a pulse delayed by the period of time taken to charge up C1 by the leading edge of the power supply voltage is applied to the CPU. The CPU, PSG, gate array, and cartridge slots are reset by active-low, and the PFI and printer I/F are reset by active-high.




Fig 13-3 Reset circuit

### 13. 2. 4 WAIT Circuit

The WAIT circuit inserts a TW state (1 WAIT) between the T2 and T3 states in an M1 cycle (instruction fetch cycle) to ensure ROM or RAM accessing time on the basis of MSX standards. It is also possible to obtain a WAIT by WAIT request (EXT WAIT) from an external source, applying the input via the slot section if necessary from the external device.





Fig 13-4 Wait circuit

- (1) IC35 (1/2) latches  $\overline{M1}$  L at the leading edge of the T2 state  $\phi$  in the M1 cycle. The IC35(1/2) Q output is thus switched to L.
- (2) The CPU reads the L level applied to the WAIT pin from the IC35(1/2) Q output at the trailing edge of the T2 state  $\phi$ , and subsequently generates the TW state.
- (3) At the leading edge of the TW state  $\phi$ , IC35 (2/2) latches the IC35(1/2) Q output L level by the D input, resulting in an L level output from IC35(2/2) Q.
- (4) IC35(1/2) is reset by IC35(2/2) Q output L level, and the IC35(1/2) Q output (to WAIT) is switched to H level.
- (5) At the leading edge of the T3 state  $\phi$ , IC35 (2/2) latches the IC35(1/2) Q output H level, resulting in an H level output from IC35(2/2) Q. The TW state is thus ended.
- (6) When the slot section EXT WAIT then becomes L, the IC40 output is switched to L, resulting in the IC35(1/2)  $\overline{CL}$  and IC35(2/2) FB inputs also becoming L, and the IC35(2/2) Q output becoming H. Therefore, an L level output is obtained from IC35(1/2) Q, and an L level input is applied to the WAIT pin of the CPU. The L output applied to this WAIT pin is maintained until the EXT WAIT status (switch to H) is cancelled (irrespective of  $\phi$  and M1).

### 13.2.5 Interrupt Circuit

This circuit generates three interrupts (EXTINT, INTVDF, and INTEXV) to be applied to the CPU.

- (1) EXTINT is an interrupt request signal applied from an external source via a slot.
- (2) By using the VDP interrupt function once every 1/50th second by the interrupt routine supported by MSX BASIC, INTVDF processes key inputs by key scanning of the keyboard. The CPU internal timer is also activated by this input every 1/50th second to provide clock signals. This routine is also employed in processing inputs from the SUPERIMPOSE, VIDEO, and COMPUTER keys (unique Pioneer features).
- (3) INTEXV generates an interrupt when the external video signal is stopped during superimpose or external video mode, thereby enabling switching from external to internal synchronization without picture disturbance.



Fig. 13-5 Interrupt circuit

### 13.2.6 Address Bus

Due to fan-out reasons, the address bus is connected directly to the ROM/RAM circuits, but via buffers 74LS367 (IC6 thru IC8) to other circuits.





Fig. 13-6 Address bus

### 13.2.7 Data Bus

The data bus is connected to the various LSIs, ICs, and cartridge connectors via a bidirectional buffer 74LS245 (IC9).

Bidirectional buffers control the data direction depending on whether data is applied to or received from the CPU. This control being executed via the DIR pin on IC9. Data can be passed from the CPU to the data bus when an H level signal is applied to the DIR pin, and can be passed in the reverse direction when an L level signal is applied. The control signal applied to the DIR pin is formed by RD, WR, and IORQ. L is applied to DIR (bus to CPU) when RD, or both WR and IORQ are at L level, and H is applied (CPU to bus) in all other cases.




Direction on CPU when L level of RD, WR or IORQ or both WR and IORQ being at L level. CPU to direction in all other case.

- \* During memory access/acknowledge cycle, the address bus is to default to CPU for the acknowledge cycle in order to read memory without error to the CPU from peripheral circuit.

Fig. 13-7 Data bus

### 13.2.8 Control Line

RD, WR, and other control signals from the CPU are connected to the various circuits via buffer LS367, DRFSH, DMERRQ, and DRD are passed directly to the slot and RAM selector circuits bypassing the buffer to speed up slot selection and RAM accessing.



DR, DRFSH and DMERRQ signals bypass buffer to speed up slot selection and RAM accessing.

Fig. 13-8 Control line





### 13.4 RAM (RANDOM ACCESS MEMORY)

The main RAM consists of four 16K × 4-bit D-RAMs (dynamic RAMs) MB81416-12 (IC15, IC16, IC18, and IC19) for form a 32K byte area.

An address multiplexer (IC14 and IC17) is used for RAM addressing purposes.




Fig. 13-10 Main RAM circuit

#### 13.4.1 RAM Selection

- (1) The main RAM is allocated to 8000H thru FFFFH of slot 0 (32K bytes) with D-RAMs (dynamic RAMs) used as the RAM elements. Refreshing is required when D-RAMs are used, and because of restrictions on the number of package pins, addressing is divided into two steps. This in turn requires the use of  $\overline{\text{RAS}}$  (row-address strobe) and  $\overline{\text{CAS}}$  (column-address strobe) control signals plus various MPX signals for the multiplexer. These signals are generated in the gate array.
- (2) The MPX signal is used in row/column address switching prior to passing addresses to the RAM.
- (3) Although the  $\overline{\text{RAS}}$  signal is passed via a logic circuit for reasons related to the gate array, it may be considered as equivalent to the  $\overline{\text{MERQ}}$  signal.
- (4) Apart from the refresh cycle, the  $\overline{\text{MPX}}$  signal is switched to H level at the leading edge of the first  $\phi$  (clock) after  $\overline{\text{MERQ}}$  is switched to L level, and is switched to L level when  $\overline{\text{RFSH}}$  is L or at the leading edge of the first  $\phi$  after  $\overline{\text{MERQ}}$  is switched to H.
- (5)  $\overline{\text{CAS}}$  is switched to L at the trailing edge of the first  $\phi$  after  $\overline{\text{MPX}}$  is been switched to H, and is switched to H when  $\overline{\text{MERQ}}$  is switched to H.





Fig. 13-11 RAM selection

### 13.4.2 CAS Decoder

Since four 16K × 4-bit D-RAMs are used as the main RAM (consisting of two 16K byte RAM pairs with two D-RAMs per pair to make 32K bytes), the CAS signal from the gate array (IC3) is decoded by SLTSL0, A14, and A15, and is subsequently divided into CAS2 and CAS3 generated at 8000H thru BFFFH and C000H thru FFFFH of slot 0. These two signals are then applied to the respective D-RAM pairs.




Fig. 13-12 CAS decoder

### 13.4.3 Address Multiplexer

A 14-bit address lines (A0 thru A13) are required to specify 16K bytes ( $2^{14}$ ) addresses. D-RAMs, however, are only equipped with address input pins for up to 8 bits (A0 thru A7). Hence, A0 thru A13 is divided into row address (A0 thru A7) and column address (A8 thru A13) with addressing operations being executed in two steps.

- (1) Addresses are divided into row and column addresses by multiplexer controlled by the MPX signal.
- (2) In the DORAM, the row or column addresses are identified by the RAS or CAS signal.
- (3) Column addresses A8 thru A13 are two bits shorter than row addresses. The address distribution method is outlined in Table 13-2 below.




Fig. 13-13 Address multiplexer

Table 13-2 Address distribution

Chip	A7	A6	A5	A4	A3	A2	A1	A0
Row	A7	A6	A5	A4	A3	A2	A1	A0
Column	---	---	A13	A12	A11	A10	A9	---


## 13.5 I/O CONTROL

### 13.5.1 I/O Address Decoder

If the CPU is to access a memory or I/O, either  $\overline{MEMRQ}$  or  $\overline{IORQ}$  must become active (L). If an I/O is accessed by program,  $\overline{IORQ}$  becomes L, and the output from the CPU is  $\overline{WR=L}$  if the command is written in the I/O, or  $\overline{RD=L}$  if the I/O status is read. When  $\overline{IORQ}$  is L apart from during an M1 cycle (that is, when an I/O request is generated outside an interrupt acknowledge cycle), the I/O address decoder circuit is enabled by IOE being changed to H. I/O access signals are thus generated at 8-byte intervals by decoding addresses A3 thru A7.

When A7 is H and A6 is L in an actual circuit, A3 thru A5 is decoded by a 3-to-8-LINE decoder, and I/O access signals generated at 8-byte intervals from 80H to BFH are allocated to each I/O. As a result, I/O addresses 90H thru 97H are allocated to the printer I/P, 98H thru 9FH to the VDP, A0H thru A7H to the PSG, and A8H thru AFH to the PPI.

The I/O map is outlined in the table below.



- I/O access signals are generated at 8-byte intervals from 80H, one being made of the signals from 80H to AFH.
- Since all the A3 are not decoded here, an 8-byte interval is observed. Therefore, about 10 to more could may be necessary in some cases when economy of lines is a goal.

Fig. 13-14 I/O Address decode circuit

Table 13-3 I/O address allocation

Address	Direction	Details	Remarks
80H	W	Data write into VRAM	TM89128H, or equivalent
81H	R	Data read from VRAM	
82H	W	Command, address set	
83H	R	Status read	
84H	W	Address latch	A1-0-8000 or equivalent
85H	W	Data write	
86H	R	Data read	S255A or equivalent
87H	W	Part A data write	
88H	R	Part A data read	
89H	W	Part B data write	
8AH	R	Part B data read	
8BH	W	Part C data write	
8CH	R	Part C data read	
8DH	W	Mode set	
8EH	W	Stroke output (8E)	latch output
8FH	R	Status output (8F)	"1" as BUSY
90H	W	Print data	latch output
91H			
92H			
93H			
94H			
95H			
96H			
97H			
98H			
99H			
9AH			
9BH			
9CH			
9DH			
9EH			
9FH			

I/O addresses from 80 to FF were prescribed as above for system use. Empty columns are system reserved.

\*I/O addresses marked with an asterisk are for optional equipment.

### 13.5.2 Extension I/O Interface

The I/O address allocation is stipulated by MSX (see Table 13-3), and no other I/O can be allocated to an I/O address. If a hypothetical I/O register is set in the memory address of a suitable slot by the memory mapped I/O method, other I/Os can be set in this register. The extension I/O is placed in memory address 7FFEh (LCON register) and 7FFFh (VCON register) of slot 2 by the memory mapped I/O method for exchange with the CPU.

The extended I/O interface is used in video, audio, and system control with accessing executed by A0 thru A15,  $\overline{SLYSL2}$ ,  $\overline{WR}$ , and  $\overline{RD}$  to generate the following signals:

$\overline{LCONW}$  L when 7FFEh writing

$\overline{LCONR}$  L when 7FFEh reading

$\overline{VCONW}$  L when 7FFFh writing

$\overline{VCONR}$  L when 7FFFh reading

The bit allocation for memory addresses 7FFEh and 7FFFh is outlined in Tables 13-4 and 13-5.




Fig. 13-15 Extended I/O interface

Table 13-4 Expansion I/O registers (Slot #2)

LCON register <7FFE (16)>

Bit	R/W	Signal	Function
7	R	ACK	Specific for acknowledge I/O with respect to master control signal transmission
5			
1	R	RMCLK	Clock produced by dividing CLK1/CLK2 frequency by 10
0	W	EFF	High output with its serial data output generated in synchronism with RMCLK

} Not used

Table 13-5 Expansion I/O registers (slot #2)

VCON register <7FFF (16)>

Bit	R/W	Signal	Function
7	R	EXTV	Status indicating availability of external video signal. Low when available, high when not available
	W	Mask	Low input signal timing
6			
1	R	INTLCK	Interrupt available with interrupt flag 1 when external video signal is OFF Set to 0 when read
0	W	OVERPLAY	Hardware selected signal of synchronous/non-synchronous mode, 0 for synchronous, 1 for non-synchronous

} Not used


## (1) Video control circuit

• EXT $\bar{V}$  reading


- ① EXT $\bar{V}$  is a status signal indicating the presence/absence of an external video signal (L level when present)
- ② EXT $\bar{V}$  is read by the CPU when bit 7 of the VCON register is read.
- ③ Example:  
The VCON register contents are placed in register A by LD A, (7FFFH) and the EXT $\bar{V}$  status is indicated by D7.

Fig. 13-16 EXT $\bar{V}$  reading timing• VOVL $\bar{Y}$  generation

- ① The VOVL $\bar{Y}$  control signal used in computer mode and superimpose/external video mode switching is only switched to L when an external video signal is applied (EXT $\bar{V}$  at L) with L written in bit 0 of the VCON register
- ② When RESET is switched to L, VOVL $\bar{Y}$  is switched to H with point E in Fig. 13-19 at H.
- ③ The D0 status (L or H) is latched by the leading edge of VCONW, and the Q output (E) is ORed with EXT $\bar{V}$  to obtain the VOVL $\bar{Y}$  signal.

Fig. 13-17 VOVL $\bar{Y}$  generation timing• INTEX $\bar{V}$  generation

- ① The INTEX $\bar{V}$  and INTEXV signals are generated when the external video signal stops in superimpose or external video mode. INTEX $\bar{V}$  serves as the CPU interrupt signal, and INTEXV serves as the corresponding status signal.
- ② Since point A is at H and point B at L when RESET is applied, point C and point D are switched to H, resulting in INTEX $\bar{V}$  also being switched to H. And when the VCON register is read, INTEX $\bar{V}$ =0 is obtained from bit 0.
- ③ When EXT $\bar{V}$  is changed from L to H (that is, when the external video signal is stopped), point C is kept at L from the leading edge of the next  $\phi$  up to the trailing edge of the next  $\phi$  after that, thereby resulting in point D becoming L and point D H.
- ④ If point E is L (designation of superimpose or external video mode), INTEXV is switched to L to generate a CPU interrupt.
- ⑤ INTEX $\bar{V}$ =1 is obtained from bit 0 when the VCON register is read during the interrupt processing routine, thereby indicating that the interrupt is from INTEX $\bar{V}$ . After completing the read operation, point D is changed to H and point D to L by the VCONR leading edge, resulting in INTEX $\bar{V}$  being reverted to H to cancel the interrupt.

Fig. 13-18 INTEX $\bar{V}$  generation timing




Fig. 13-19 Video control circuit


## (2) Audio control circuit

Muting of external stereo audio inputs is switched on and off by this circuit. Left and right channel muting signals (LMUTE and RMUTE) are generated by output of VCON register bit 7 write and PPI PC port bit 4 (PC4). To latch PC4 by using the LMUTE leading edge during right channel muting control, LMUTE has to be changed from L to H. An integrating circuit (R319/C305) is used to prevent response in the left channel muting circuit (Q303/Q305) during this L → H change. And to ensure equal response times in both left and right channels, an integrating circuit (R320/C306) is also included in the right channel muting circuit (Q304/Q306).

## • When reset



## • Left channel MUTING ON/OFF



## • Right channel MUTING ON/OFF




Fig. 13-20




Fig. 13-21 Audio control circuit and timing

### (3) System control circuit

#### (3-1) Reference clock generator

The reference clock generator generates timing pulses used in software generation of control pulses for PIONEER'S standard remote control (SEED, LD-700) and LD-1100 series remote control units.

Although two reference clocks are required (455kHz for LD-1100, and 500kHz for PIONEER'S standard remote control) for the different pulse widths in standard and LD-1100 remote control units, the LD-1100 is capable of functioning adequately at 500kHz. Therefore, the reference clock has been set to 500kHz in a circuit consisting of ceramic resonator (X 2) and IC 37 (3/6, 4/6). The frequency of the 500kHz reference clock 128 (see Waveform e in Fig. 13-22) and is subsequently read by the CPU via bit 0 of the LCON register.




Fig. 13-22 Reference clock generation and timing

#### (3-2) Remote control pulse generator

- (1) The remote control code is written (by software) in bit 0 of the LCON register on the basis of the timing pulse generated by the reference clock generator
- (2) This latched output is UREMO which serves as the source signal for wired remote control.
- (3) CREMO is generated by on/off switching of the output obtained by dividing REMCLK by 12 based on UREMO.
- (4) CREMO is an infra-red LED drive signal connected by coupler cord for infra-red remote control operation. (Q9 is a driver transistor which is no longer necessary with LD-1100 since direct connection to the control terminal is possible.)
- (5) EXTREMO is a universal wired remote control output.

- (6) LREMO is a wired remote control signal output for an LD-700 unit, and EXTREMI is a wired remote control input for remote control signals passed to an LD-700 unit from an SD-26 unit.
- (7) Either UREMO or EXTREMI is selected by LREMO depending on the SELCONT status




Fig. 13-23 Remote control pulse generation and timing

### Selection Operation

#### (1) When SELCONT is +5V

- UREMO is changed to L, Q4 is turned on, Q5 is turned off, and LREMO is changed to H via D16 irrespective of the EXTREMI L/H status.
- UREMO is changed to H, Q4 is turned off, Q5 is turned on, and LREMO is changed to L via R53 irrespective of the EXTREMI L/H status.

#### (2) When SELCONT is 0V

- UREMO is changed to L when no remote control signal is sent, resulting in Q4 being turned off, Q5 turned off, and output of EXTREMI to LREMI.

SELCONT is a power supply voltage linked to the through switch.



## (3-3) Other circuits

(1) The L/H status of the acknowledge signal (LACK) (changed according to remote control signals from LD-700) is read by the CPU via bit 7 of the LOON register. (See Fig. 13-24.)

(2) SELECTO is a control output passed to LD-700 units.

Wired remote control is valid when SELECTO is L, and infra-red remote control is valid when SELECTO is H.

(3) That is, SELECTO is changed to L to enable LREMO. (See Fig. 13-25.)

(4) If there is no SELECTI input, SELECTO is changed to L to enable LREMO when SELCONT is +5V, but is changed to H to disable LREMO when SELCONT is 0V.

(5) The SELECTI input is applied to the stereo mini-jack R terminal (the L terminal being for EXTREMI inputs).

(6) If the SD-26 control output is connected by mini-plug to the stereo mini-jack as shown in Fig. 13-25, SELECTI makes contact with the plug GND and is consequently changed to L.

(7) Therefore, when SELCONT is changed to L, SELECTO can be changed to L and EXTREMO can be enabled.




Fig. 13-24 Acknowledge read circuit



Fig. 13-25 Select circuit




Fig. 13-28 System control circuit

### 13.6 VDP (VIDEO DISPLAY PROCESSOR)

The VDP (TMS9129NL) is accessed at VDP=L with data transfer being controlled by CSW, CSR, and MODE.

**CSW:** Write signal changed to L when data is written from CPU to VDP

**CSR:** Read signal changed to L when data is read from CPU to VDP

**MODE:** L level when reading/writing V-RAM to/from CPU, and H in other cases.

CPU address A0 is normally connected to MODE, and the VDP and V-RAM are accessed separately depending on the A0 value when the VDP is accessed.

Table 13-6

MODE (A0)	CSR	CSW	Status
L	H	L	Direct writing from CPU to V-RAM (data set at CSW leading edge)
L	L	H	Direct reading of V-RAM data to CPU
H	H	L	Writing from CPU to VDP
H	L	H	Reading of VDP status to CPU

The RESET/SYNC input is (1) 0V when RESET is L, (2) 5V when RESET is H and SYNC is L (+12V divided by R12 and R13), (3) and 12V when RESET and SYNC are both H.

Table 13-7

RESET	SYNC	RESET/SYNC	Operation
L	X	0V	When reset (when power is switched on or when RESET switch is pressed)
H	L	5V	During normal operation
H	H	12V	When external synchronizing signal SYNC is applied during superimpose or external video mode

- (1) With RESET/SYNC leading edges serving as horizontal synchronizing pulses, the VDP internal counter is reset in a horizontal synchronous state.
- (2) And with synchronizing pulses greater than 7.2  $\mu$ sec serving as vertical synchronizing pulses, the internal vertical counter is set in a vertical synchronous state.
- (3) The INT output (VDP interrupt signal) generates L level pulses at the end of each display screen scanning operation (that is, at every 1/50th sec synchronized with VSYNC). And as INTVDP, the INT output is also connected to the CPU interrupt pin to be used as a 1/50th sec timer interrupt.




Fig. 13-27 RESET/SYNC input waveform

The VDP clock (10.68MHz) rectifies the CLK signal at R74, D23, and C55, this then being applied to XTAL 1 of VDP via an inverter at a duty of almost 50%.

A 16K byte V-RAM memory is formed by two 16K X 4-bit DRAMs (TMS4416-15NL equivalent). This V-RAM is accessed by RAS, CAS, and WE in the same way as the main RAM.




Fig. 13-28 VDP circuit

### 13.7 PPI (PROGRAMMABLE PERIPHERAL INTERFACE)

PPI is a parallel interface IC equipped with three 8-bit input/output ports (PA, PB, and PC). The role of each port is summarized below.

- PA port: Generation of slot selector signal  
 PB port: Reading of key inputs from the keyboard  
 PC port: Four lower bits PC0 thru PC3:  
 Key scanning signal generation  
 Four higher bits  
 PC6: CAPS lamp switching  
 PC4: Cassette I/F remote relay control  
 PC5: Cassette data writing  
 PC7: Key click tone source

Each PPI port is selected on the basis of the status of A0, A1, WR, and RD when PPI-L and CS-L (see Table 13-8). The formation of address images is prevented by using A2 in CS. Note that the MSX is used in mode 0.




Fig. 13-29 PPI circuit

Table 13-8

CS pin	A2CS	A1	A0	PPW	PPR	Operation	
A0	0	0	0	0	1	EO BUS → PA	IS
	0	0	0	1	0	EO BUS → PA	IS
A1	0	0	1	0	1	EO BUS → PB	IS
	0	0	1	1	0	EO BUS → PB	IS
A2	0	1	0	0	1	EO BUS → PC	IS
	0	1	0	1	0	EO BUS → PC	IS
A0	0	1	1	0	1	Inhibited	IS
	0	1	1	1	0	Mode setting	IS
A1	X	X	X	1	1		
	1	X	X	X	X		

0 is the MSX format L and 1 is the MSX format T.

Table 13-9 PPI bit allocation

Port	Bit	IO	Signal	Description
A (PA)	0	Output	CSA 000H	000H thru 0FFFH address port chip-select signal
	1		CSB 000H	000H thru 0FFFH address port chip-select signal
	2		C1A 000H	000H thru 0FFFH address port chip-select signal
	3		C1B 000H	000H thru 0FFFH address port chip-select signal
	4		C2A 000H	000H thru 0FFFH address port chip-select signal
	5		C2B 000H	000H thru 0FFFH address port chip-select signal
	6		C3A 000H	000H thru 0FFFH address port chip-select signal
B (PB)	0	Input		Keyboard return signal
	1			Keyboard return signal
C (PC)	0	Output	KR0	Keyboard return signal
	1		KR1	Keyboard return signal
	2		KR2	Keyboard return signal
	3		KR3	Keyboard return signal
	4		CASW	Cassette write control (CS when L)
	5		CASR	Cassette write control
	6		CAPS	CAPS lamp signal (CS when L)
7	SOUND	Sound frequency generated by software		

### 13.7.1 Slot Selector Circuit

The slot selector circuit divides the 64K byte memory area into four parts of 16K bytes each according to the values of the PPI PA ports PA0 thru PA7, and allocates each part to a corresponding slot 0 thru 3.

When the system is reset, all PPI ports become input ports at high impedance, resulting in the SLTE signal becoming H for automatic selection of slot 0 (to activate MSX-BASIC as indicated in Table 13-10\*). Once the PPI is accessed, however, SLTE becomes L to enable slots to be selected according to PA port data.




Fig. 13-30 Slot selector circuit

Table 13-10

Memory address	PPI				PPI PA							
	PA7	PA6	PA5	PA4	CSnH	CSnL	SLTH	SLTL	SLTH	SLTL	SLTH	SLTL
0000					0	0	0	0	0	0	0	0
5	0	0	0	0	CS0H	CS0L						
FFFF					1	1	1	1	1	1	1	1
4000					0	0	0	0	0	0	0	0
5	0	1	0	0	CS1H	CS1L						
FFFF					1	1	0	0	1	1	0	0
8000					0	0	0	0	0	0	0	0
5	1	0	0	0	CS2H	CS2L						
FFFF					1	1	0	0	1	1	0	0
C000					0	0	0	0	0	0	0	0
5	1	1	0	0	CS3H	CS3L						
FFFF					1	1	0	0	1	1	0	0
x	x	x	x	1	0	0	0	0	0	0	0	0
x	x	x	x	0	x	x	1	1	1	1	1	1

\*"0" in this table denotes L, and "1" denotes H level.

#### Slot selection

Slots are selected by PA ports in the following way. The function of the CSnH and CSnL signals (where n = 0 to 3) for PA0 thru PA7 is to specify addresses for each 16K bytes, and to specify the corresponding slots (0 thru 3) for those addresses. These CSnH/L signals can be considered as CSn and SLT H/L elements in the following way.

- (1) CSn (where n = 0 to 3) specified addresses for each 16K bytes (page 0 thru 3)
- (2) SLTH and SLTL specify slots 0 thru 3 in two-bit binary

That is, the CSnH/L signals determine which 16K bytes in the slot 0 thru 3 x 64K byte memory matrix is to be used to form a 64K byte x 1 memory which can be handled by the CPU.

For example, to form a 64K byte memory area using the four 16K byte memory areas indicated by the shaded sections (s, f, k, and p) in Fig. 13-31,

the required conditions are:-

CS0 and SLTH set to 0 and SLTL set to 0

CS1 and SLTH set to 0 and SLTL set to 1

CS2 and SLTH set to 1 and SLTL set to 0

CS3 and SLTH set to 1 and SLTL set to 1

That is,

PA0 = CS0L → 0	} If 11100100 = E4(H) is set in PA0 thru PA7, the CPU can handle the memory area shown in the diagram below as a consecutive 64K byte memory. This method also prevents the danger of bus collisions if identical address memories in different slots are accessed simultaneously.
PA1 = CS0H → 0	
PA2 = CS1L → 1	
PA3 = CS1H → 0	
PA4 = CS2L → 0	
PA5 = CS2H → 1	
PA6 = CS3L → 1	
PA7 = CS3H → 1	




Fig. 13-31 Slot selection

### 13.7.2 Cassette Interface Section

#### • Input circuit

When the PPI pin 13  $\overline{\text{CASO}}$  output is changed to H level, Q2 is turned off and relay RY1 is put into break status. In this condition, REM+/- is open and the cassette recorder motor is stopped.

The IC33(2/2) output is connected to the IC33(1/2) comparator input via a clamp circuit (to prevent excessive inputs) consisting of R34, D4, D3, C33, and C34, thereby resulting in input of LD DATA to IC33(1/2). The IC33(2/2) CPU interface serves as an amplifier to ensure that the LD DATA is at the same level as the CMT IN signal. IC33(1/2) also forms a Schmitt amplifier with positive feedback via R27 and R26.

When the PPI pin 13  $\overline{\text{CASO}}$  output is changed to L level, Q2 is turned on and the relay is put into make status. REM+/- is shorted and the motor is switched on, resulting in the input from CMT IN being applied to IC33(1/2).

#### • Output circuit

The PPI pin 12 CASW (PC5) output is passed via a bandpass filter consisting of C30, C31, and R22 thru R24, resulting in an output quasi-audio signal being passed to CMT OUT.




Fig. 13-32 Cassette interface circuit

### 13.7.3 Keyboard I/F

The number of leads in the connecting cable to the separated keyboard is reduced by using a partially bidirectional bus line.

The bidirectional section of the bus line includes KX0, KX1, KX2, KX4, and YA thru YD, thereby reducing the number of leads in a bus line requiring 17 leads to 13. Bus line control involves enabling IC45 by scan data output passed from the CPU to the PC port, and passing YA thru YD to the bus.

Bus collisions are avoided by disabling U2 in advance. IC45 is disabled after YA thru YD is latched by U4. This is followed by enabling U2, passing the X0, X1, X2, and X4 key inputs to the bus, and reading from the PB port.

The reason for delay 1 is to enable IC45 until YA thru YD has been completely latched by U4. And the reason for delay 2 is to enable U2 after IC45 has been disabled.



### 13.8 PSG (PROGRAMMABLE SOUND GENERATOR)

The PSG (IC5) circuit is the Yamaha YM-2149. This LSI is up compatible with the higher ranking AY-3-8910 from the GI Company, and features a clock frequency divider (1/2) to enable direct input of the system clock. The PSG has three independent sound outputs A, B, and C which are connected to left and right channels by a matrix circuit in the PX-7 for output to speakers via a mixing amplifier (IC110) and power amplifiers (IC111 and IC112). And in addition to a sound generator function, this LSI also features two 8-bit parallel I/O ports (IOA and IOB) used in a controller I/F for joystick and tablet connections.

The PSG is accessed by BDIR and BC1 with BC2 and A8 at H level and A9 at L level. (A2 is applied to the A9 input to prevent generation of address images.) BDIR and BC1 are both changed to H by writing the I/O address A0 (H), and the register address is then latched by the PSG. Data writing is executed when BDIR is changed to H with BC1 remaining at L by A1(H) writing, and data reading is executed when BC1 is changed to H with BDIR remaining at L by A2(H) reading. The timing for these operations is outlined in Fig. 13-36.




Fig. 13-35 PSG circuit




Fig. 13-36 PSG BDIR, BC1 control chart



### 13.8.1 Joystick I/F

The controller 1 and controller 2 universal input/output port devices are equipped with four input bits, two input/output bits, and one output bit in addition to 5V and GND for joystick and tablet connections. The controller 1 and 2 ports formed by using PSG IOA and IOB are used in the following ways.

- (1) IOA are used as "input only". Pins 1 thru 4 of controllers 1 and 2 are connected to pins IOA0 thru IOA3 via the data selector IC 74LS157 (IC30). Likewise, pins 6 and 7 of controllers 1 and 2 are connected to pins IOA4 and IOA5 via the data selector IC 74LS157 (IC31). The IOA7 pin is also used as a CMT serial input port, while the IOA6 input is not used in this case, and is left at H level.
- (2) IOB are used as "output only". The IOB0 thru IOB3 pins are connected by open collector via respective buffers 74LS04 (IC39) and 74LS05 (IC41), IOB0 and IOB1 being connected to pins 6 and 7 of controller 1 and IOB2 and IOB3 being connected to pins 6 and 7 of controller 2. IOB6 is used as a selector signal in controller 1 and 2 switching (L: controller 1, H: controller 2). IOB4 and IOB5 are connected to pin 8 of controllers 1 and 2 respectively, and the IOB7 output is not used.
- (3) When a joystick is used, pins 1 thru 4 are used as forward/back and left/right key inputs, pins

6 and 7 are used as trigger button inputs, and pin 8 is used as a scan pulse output. That is, IOB0 thru IOB3 are at H level and IC41 is open.

Table 13-11

PORT	BIT	I/O	CONNECTOR PIN No.	SIGNAL WHEN JOYSTICK IS USED
A	0	Input	FIN1 *1	FWD1
	1		FIN1 *2	FWD2
	2		FIN2 *1	BACK1
	3		FIN2 *2	BACK2
	4		FIN3 *1	LEFT1
	5		FIN3 *2	LEFT2
	6		FIN4 *1	RIGHT1
	7		FIN4 *2	RIGHT2
B	0	Output	FIN5 *1	TRGA1
	1		FIN5 *2	TRGA2
	2		FIN6 *1	TRGB1
	3		FIN6 *2	TRGB2
	4		FIN7	TRGD
	5		FIN8	TRGE
	6		Port A input strobes	
	7		Not used (H) CMT (CMT0 to CMT10)	

\*1 Enabled when port B bit 6 is at L level. Connected to controller 1

\*2 Enabled when port B bit 6 is at H level. Connected to controller 2

\*3 H level when not used as output pins. Output via open collector buffer




Fig. 13-37 Joystick interface circuit

### 13. 8. 2 Sound Mixing Circuit

The PSG analog signal outputs A, B, and C are mixed and distributed (A to center, B to left channel, and C to right channel) at a constant power ratio to obtain a two channel output (ASCL and ASCR) with balanced sound pressure level.

Since the PSG analog output stage more or less constitutes a current source, the outputs are converted to voltage levels by external shunt resistances R93 thru R95 before being applied to a mixing amplifier consisting of the Q10 and Q11 amplifiers. The mixing ratios are set so that the A output assures center localization at a ratio of  $1/\sqrt{2}$  in respect to the B and C outputs (this setting involves the resistances R79 thru R82 for constant power ratio). In the same way, the PFI (IC4) PC port bit 7 output (SOUND) is mixed and localized centrally via C56, R77, and R78, and the sound input (SUNDIN) from the cartridge slot is mixed and localized via R15, R16, R96, C64, C63, R91, and R92. Thus the audio sound outputs ASCL and ASCR are formed, and passed to the analog ass'y via pins 4 and 2 of J100.

The ASCL and ASCR signals applied to the analog ass'y are passed via a low-pass filter and VR108 where the mixing level is adjusted before the signals are applied to the mixing amplifier (see Fig. 13-41). The signals mixed with input signals from AUDIO IN in the mixing amplifier are subsequently amplified by a power amplifier stage before being passed to built-in speakers or headphones. The levels at each point are as indicated in the level diagram in page 77.




Fig. 13-38 Sound mixing circuit

### 13.9 PRINTER I/F

Data bus latch data from the 8-bit latch 74LS374 (IC32) is passed to the printer in parallel via pins 2 thru 9. And the PSTB signal from the gate array (IC3) is passed as a strobe signal via the IC38 and IC40 buffers to pin 1. The BUSY signal from the printer is passed from pin 11 to the CPU via a three-state buffer (IC45) and data bus D1.

- (1) 90H (image 92, 94, and 96H) and 91H (image 91, 93, and 97H) are generated in the gate array by LPT(90 thru 97H) and A0/A $\bar{0}$ .
- (2) 90W is formed with 90H WR, and D0 is latched and passed to PSTB at the leading edge of WR, thereby obtaining  $\overline{\text{PSTB}}$  via the IC38 and IC40 buffers. (IC40 is connected in parallel for fan-out enlargement.)

- (3) 90R =  $\overline{\text{BUSYEN}}$  is formed with 90H RD to enable the BUSY input three-state buffer and input of the BUSY signal to D1.
- (4) 91W = LPT $\bar{0}$  is formed with 91H WR, and D0 thru D7 are latched at the leading edge of  $\overline{\text{WR}}$  to obtain the PDB0 thru PDB7 outputs. With the Q output switched to high impedance by the system reset period  $\overline{\text{RC}}$  changed to H, IC32 prevents occurrence of abnormal operations.




Fig. 13-39 Printer I/F circuit




Fig. 13-40 Printer I/F timing chart




Fig. 13-41 Audio system block diagram

## 13. 10 KEYBOARD UNIT

The keyboard circuit diagram is outlined in Fig. 13-43. See Section 13.7.8 for a description of exchanges between the keyboard and CPU as'y.

The key layout in this keyboard is shown in page 16 and 17. The keys are connected to a matrix consisting of Y0 thru Y9 and X0 thru X9 (see Fig. 13-43). The character codes for the PX-7 are listed in Table 13-12. Note that codes not are listed in Table 13-12. Note that codes not indicated on the keyboard have also been defined. These characters are keyed in by combined use of the SHIFT, GRAPH, and CODE keys as indicated in Fig. 4-43. And when the CAPS LOCK key is pressed, and indicator on the left hand side lights up to indicate that the same characters keyed in by combined use of the SHIFT key can be keyed in. This "shift" mode is switched on or off (indicated by the lamp being switched on or off) each time the CAPS LOCK key is pressed. The  $\square$  key (called the dead key) includes the following functions.

Table 13 12 Dead key displays

Mode	Function
normal	grave accent ( ` )
normal shift	acute accent ( ´ )
graph	grave accent ( ` )
graph shift	acute accent ( ´ )
code	circumflex ( ^ )
code shift	umlaut ( ¨ )

The above operations are handled by MSX-BASIC software. When the SHIFT key is used together with the GRAPH or CODE key as indicated in the above table, three keys must be pressed together. Consider an example where the SHIFT, GRAPH, and [0] keys are pressed together. Current  $I_0$  is passed via R8 in response to the scan pulse from Y0, resulting in X0 being changed to L level to acknowledge that the [0] key has been pressed. If the D1 diode was not included in the circuit shown in Fig. 13-42, however, an image current  $I_b$  would be passed via R8, D3, and the GRAPH, SHIFT, and [0] keys, resulting in X2 also being changed to L level to infer that the [2] key had also been pressed. Therefore, diodes D1 thru D3 are inserted in the SHIFT, GRAPH, and CODE lines to block reverse currents, and thereby prevent the generation of image keys.



Fig. 13 42 Image key prevention





Fig. 13-43 Keyboard circuit diagram



#### • VIDEO SIGNAL




Fig. 13-44 Video signal

### 13. 11 CIRCUITS USED IN SEPARATE BLOCKS (ANALOG ASS'Y)

#### 13. 11 Synchronizing Signal (Internal) Separator

Horizontal and vertical synchronizing pulses are separated as a composite synchronizing signal from the VDP (TMS9129) Y signal (luminance signal).


#### 13. 12 Synchronizing Signal (External) Separator

The circuit structure of both the external and internal synchronizing signal separators is practically identical. Therefore, the description here is limited to the external circuit (see Fig. 13-45).

The video signal passed via the Q101 buffer is applied to the Q104 buffer to be added to the DC level of the Q104 base (kept at a constant voltage by the Q102 bias circuit).

The Q105 emitter voltage, on the other hand, is kept at a voltage approximately 0.6V (junction voltage) higher than the Q104 emitter voltage when there is no signal. And since the time constant determined by the Q105 emitter resistance R113 and capacitor C104 is sufficiently large enough, Q105 is turned off when the Q104 emitter voltage exceeds the Q105 cut-off voltage, resulting in the Q105 collector output being changed to L level.

• Horizontal synchronization 1 μs/div



a: VIDEO input waveform (200mV/div)

b: Waveform ② (composite synchronizing signal output) (1V/div)

Photo 13-1

#### 13. 13 Vertical Synchronizing Signal Separator

The circuit structure of both the internal and external vertical synchronizing signal separators is practically identical. Therefore, the description here is limited to the external circuit (see Fig. 13-46).

The composite synchronizing signal obtained from the external video signal (which is wave-shaped and polarity inverted in the gate array IC102) is passed through a low-pass filter (R156, C141, and R158) where the vertical synchronizing signal is separated, wave shaped by Q114, and orred with R SYNC then applied to Q102 again.




Fig. 13-46 Vertical synchronizing signal separator circuit





Fig. 13-47

• Horizontal synchronizer 90a/div



a) VIDEO input 500mV/div  
 b) Waveform (1) (EX50) 2V/div  
 c) Waveform (4) (EXV5) 2V/div  
 Photo 13-2

13. 14 Bandpass Filter, Phase Shifter, and Color Subcarrier Reproduction Circuits

• Bandpass filter (see Fig. 13-48)

The bandpass filter is a series connected resonance circuit used to separate the chroma component from external video signals (see Fig. 13-45 waveform. (4)).

• Phase shifter (see Fig. 13-48)

The purpose of the phase shifter is to combine (in C108 and VR101) the same and opposite phase components of the inverter amplifier Q106, and to shift the phase of the color synchronizing signal (color burst) in the external video signal applied to the color subcarrier reproduction circuit IC101, thereby matching the hue of the computer picture formed at the VIDEO OUT terminal with the hue of the external video signal. The adjustment range of the hue control (VR101) is shown in Fig. 13-49

• Color subcarrier reproduction circuit (see Fig. 13-48)

In addition to the color subcarrier (with 90° phase difference) required by the carrier color signal modulator, the color subcarrier reproduction circuit also generates a reference clock in the synchronizing pulse generator circuit IC102.

Since Q103 is turned off when VOVLY is changed to L level in external video and superimpose modes, the chroma component of the external video signal is passed via the phase shifter to pin 1 of IC101.

The level of this chroma signal is kept constant by the ACC amplifier (amplification to match the input color bar level) by a control voltage from the ACC detector. The output signal appears at pin 4 via a drive circuit (see Photo. 13-3 waveform (a)).

Then following a DC level shift at D137 to ensure that the Q107 gate potential does not exceed 5V (IC102 gate array output voltage condition), the IC102 burst gate pulse (BGP2) (see Photo. 13-4 waveform (c)) is applied to the gate of Q107, thereby applying only the color burst signal from the chroma signal to the pin 8 input (see Photo. 13-3 waveform (b)).

This color burst signal applied to pin 8 is gated again in the burst removing circuit by the burst gate pulse (BGP1) (see Photo. 13-4 waveform (d)) on pin 15.

The phase of this gated color burst signal is then compared in a phase comparator with the phase of the color subcarrier oscillator output from the 4.43MHz self-running oscillator, the error voltage being passed via an APC filter (C117, R124, C120, and C118) to control the carrier oscillation phase in generating a color subcarrier synchronized with the color burst of the external video signal.

The carrier vector in the color subcarrier circuit is separated into components which are mutually out of phase by 90° (orthogonal). One of the components serves as the color subcarrier output of the constant phase B-Y axis component, while the other serves as the color subcarrier output of the R-Y axis component where the phase is inverted at each successive line. The B-Y component output is applied to the B-Y demodulator, appearing unchanged at pin 11 due to demodulator balance being upset by R125 and R126. And the R-Y component reflected output is synchronized with the polarity of the external color burst by control pulse from the PAL switch line identifier circuit, resulting in switching of reflected outputs at each line before being applied to the R-Y demodulator input. The final output is obtained from the same pin 10 as the B-Y demodulator output (see Photo. 13-5 thru Photo. 13-7).



In computer mode, the chroma component from the external video signal is muted by Q103 being turned on when VOVLV is changed to H level. The reason for this is to prevent beating between the chroma component generated internally and the external chroma component.

Since the external color burst is not applied to IC101, the color subcarrier oscillator oscillates at the free-running frequency (4.433618MHz), resulting in output of color subcarrier signals (mutually out of phase by  $90^\circ$ ) at pins 10 and 11 in the same way as in external and superimpose modes.

And since no color burst is applied to pin 1, on the other hand, the pin 2 voltage exceeds the pin 3 reference voltage, resulting in blanking of the color subcarrier outputs on pins 10 and 11 by the killer detector and killer blanking circuits, thereby forcing a lowering of the voltage on pin 2 by IC102 VOVLV (L when in computer mode) via R129.

Since the pin 10 and 11 color subcarrier outputs are also in blank (IC101 function) during the pin 7 PAL pulse intervals, enlarging the pulse width will prevent the generation of color bursts in the

carrier color signal modulator. Therefore, the width is limited to about 800ns and the pulse position is set near the front porch of the internal/external horizontal synchronizing signal, thereby eliminating the influence of the blanking (see Photo, 13-4 waveform (b)).

If the  $n$ th line vector of the color subcarrier outputs on pins 10 and 11 are set as indicated in Photo. 13-5 in computer mode, and the PAL pulse on pin 7 is counted up by 1, the vector at the  $(n+1)$ th line shown in Photo. 13-6 is obtained, and the phase of the color subcarrier of the R-Y axis component is inverted.

Part of the oscillator output from pin 13 of the color subcarrier oscillator is picked up by the reference clock for the synchronizing pulse generator IC102, and is then amplified by Q108 before being applied to pin 17 of IC102.

In addition to controlling the input level of the carrier color signal modulator by Q108 and Q109, the color subcarrier output from pins 10 and 11 of IC101 also inverts the B-Y phase at Q108 to ensure proper polarity for the carrier color signal.




Fig. 13-48 Color Subcarrier reproduction circuit




Fig. 13-40 Hue change at VIDEO OUT (Synthesis mode only)




Photo 13-3 Color burst sampling




Photo 13-4 VIDEO IN, PAL PULSE, BGP2 and BGP1 timing



### 13. 15 Matrix Circuit

#### • RB Generator Circuit and Matrix (see Fig. 13-50)

The video signal output from the computer consists of Y (luminance signal), R-Y (red/luminance difference signal) and B-Y (blue/luminance difference signal) components from the VDP (TMS9129).

The RGB mixing ratio in each signal is decided by the following equations (1), (2), and (3), the RB signal being obtained by adding the R-Y and Y, and B-Y and Y signals on a 1:1 basis.

$$(1) Y = 0.30R + 0.59G + 0.11B$$

$$(2) R-Y = 0.70R - 0.59G - 0.11B$$

$$(3) B-Y = -0.30R - 0.59G + 0.89B$$

The R signal is obtained by adding Y and R-Y on a 1:1 basis in R210/R205 before being applied to pin 5 of IC105, and the B signal is obtained by adding Y and B-Y on a 1:1 basis in R209/R204 before being applied to pin 3 of IC105. These signals are then compared with the L level on VR104, and are obtained as respective negative outputs from pins 1 and 7 of IC105. The negative R and B signals are subsequently inverted in the inverted output buffer IC106 to obtain positive R and B signals from the RGB OUTPUT pins 6 and 8 (see Photo. 13-8 and Photo. 13-9).

#### • G and OVLYF Generator Circuit (see Fig. 13-50)

The G and OVLYF signals are obtained from the three Y, R-Y, and B-Y outputs from the VDP (TMS9129) described above. The G signal is obtained by addition to the other signals in accordance with the following equation.

$$(4) G = Y - [0.51(R-Y) + 0.19(B-Y)]$$

The  $0.51(R-Y) + 0.19(B-Y)$  addition is executed by R207/R208, and the inverted signal is formed by Q205/Q206. The Y signal is added by R215/R216, the result being added to pin 3 of IC104 and the output being obtained from pin 1. The G output is then inverted by the output inverter buffer IC106 to become the positive polarity G signal which is obtained from the pin 7 RGB OUTPUT terminal (see Photo. 13-10).

#### • OVLYF

The overlay flag is included in the R-Y and B-Y output signals during VDP (TMS9129) external synchronizing mode (SUPERIMPOSE, VIDEO), and in the FX-7, OVLYF is obtained from the B-Y signal. Since OVLYF is used at the same comparator level as the G signal, the B-Y signal is subject to a positive voltage shift (since the flag is included as a negative signal in the color difference signal) before being applied to pin 5 of IC104 to obtain the OVLYF signal (see Photo. 13-11 and Photo. 13-12).




Fig. 13-50 Matrix and RGB generator circuits

On the other hand, since the overlay flag is included in the color difference signal, a correct RGB signal (analog signal) cannot be obtained from the matrix circuit described earlier during external synchronization mode. Although this has no effect on the potential obtained when switching to TTL level where the R and B signals are concerned, a signal which appears to include the G signal is obtained if a flag is present when the G signal is concerned. Hence, to prevent the generation of a G signal in the external signal section, the G output is blocked while OVLYF is at H level (that is, while the external video signal is displayed) as a result of OVLYF being inverted and added to the analog signal (pin 3 of IC104) (see Fig. 13-51).

The OVLYF signal exists in the following states.

Table 13-13

Mode	OVLYF	
	Superimpose mode	External video signal display section
Computer video signal section		L
External video mode	Always H	
Computer mode	Always L	





Fig. 13-51 Waveforms at pins 3 and 5 of IC104 during each




- a) RGB OUTPUT (R OUTPUT) 5V/div (when RGB pack inserted)  
 b) TP-6 (VR104 comparator reference voltage) 500mV/div  
 c) TP-4 500mV/div

Photo. 13-8 16 color bar RGB generator circuit waveforms



- a) RGB OUTPUT (G OUTPUT) 5V/div (when RGB pack inserted)  
 b) TP-6 (VR104 comparator reference voltage) 500mV/div  
 c) TP-6 500mV/div

Photo. 13-9




- a) RGB OUTPUT (G OUTPUT) 5V/div (when RGB pack inserted)  
 b) TP-3 (VR103 comparator reference voltage) 500mV/div  
 c) TP-2 500mV/div

Photo. 13-10



- a) TP-1 (DC shift B-Y signal) 500mV/div  
 b) TP-3 (VR103 comparator reference voltage) 500mV/div  
 c) IC104 PIN 7 (OVLYF signal) 5V/div

Photo. 13-11 OVLYF in computer mode



Picture synthesis flag inserted

- a) TP-1 (DC shift B-Y signal) 500mV/div  
 b) TP-3 (VR103 comparator reference voltage) 500mV/div  
 c) IC104 PIN 7 (OVLYF signal) 5V/div

Photo. 13-12 OVLYF in picture synthesis mode

### 13.16 Composite Video Signal Generator Circuit (see Fig. 13-52)

The two color subcarriers (4.433618MHz) generated in the color subcarrier reproduction circuit, and which are at a mutual phase difference of 90° undergo balanced modulation by the R-Y and B-Y signals in the composite video signal generator circuit, and the carrier color signal is combined with the Y signal.

- Carrier color signal modulator/overlay eliminator/bias stabilizer circuit

Since the IC107 pin 4 and 6 inputs are DC coupled with the R-Y and B-Y signals, the DC level will vary due to variations in the VDP and buffers. For this reason, the bias voltage applied to IC107 can be varied by VR106 (carrier suppression adjustment control) to ensure that IC107 (balanced modulator) is properly balanced. The outputs from

pins 1 and 9 are mixed by R269/R270 for carrier color signal modulated by IC107 to obtain the X part of the PAL system composite video signal in equation (1). (See Photo. 13-19 and Photo. 13-20) Equation (1)

PAL composite video signal

$$= Y + (B-Y)2.03 \cos \omega t \pm (R-Y)1.14 \sin \omega t$$

$$= Y + \underbrace{+0.45(B-Y) \cos \omega t}_{\text{X part}} \pm 0.88(R-Y) \sin \omega t$$

X part

The matrix circuit R-Y and B-Y Q203/Q202 buffer outputs appear as shown in Photo. 13-13 (computer mode) and Photo. 13-14 (synthesis mode). In synthesis mode the picture synthesis flag






Fig. 13-52 Composite video signal generator

is included in the color difference signal where the voltage is lower than the achromatic level. If this signal is then modulated by the color signal, there will be a considerable increase in color subcarrier leak at this section, resulting in a delay when passed through the carrier color signal filter, and the generation of a spike during external/internal switching (see Photo. 13-17) at the video output terminal. Characters are thus colored green in this case.

To improve this situation, the R-Y and B-Y signals are limited by D106 and D132 to the achromatic level when OVLYF is H (external video display section). VR109 (white adjustment control) is the control used to adjust the achromatic level.

The Q249 and Q250 base waveforms during computer and synthesis modes are shown in Photo. 13-15 and Photo. 13-16. Photo. 13-18 shows the improvement on the switching spike achieved by the overlay eliminator circuit.



Q249 and Q250 are level shift transistors (pnp type) for the R-Y and B-Y signals, and are involved in temperature compensation for the junction voltage between the base and emitter due to application of emitter outputs from the matrix circuit Q202 and Q203 (npn type transistors). In the bias circuit, too, temperature compensation involves the use of similar pnp and npn transistors.

Since regulated power voltage is required by the carrier color signal modulator circuit IC107 and the bias circuit, the voltage is regulated a second time by the triple terminal regulator IC116.


#### • Carrier color signal filter/mixing amplifier/burst ATT

The carrier color signal output from the carrier color signal modulator is passed via a mixing buffer (Q246) and carrier color signal filter (\*) to be added to the Y signal (luminance signal) from the VDP in accordance with the R248/R254 ratio, thereby forming the composite video signal. After being amplified to about 1Vp-p by Q244/Q245, this signal is subject to a level shift of about 5V at D105.

The signal is then passed to the pin 8 input of the analog switching IC (IC106). Since the L104/C247 series resonance circuit connected to the input and output of this switch resonates at the color subcarrier frequency, only the composite video signal burst is attenuated by R274 when a BGP pulse (burst interval L) is applied to pin 8 (the DC component being bypassed by L104 without any level shift). The burst level in the composite video signal is thus matched with standard signal value during computer mode. (\*The carrier color signal filter is a band limiting bandpass filter used to minimize dot interference.)




• 16 COLOR BAR DISPLAY




- a: WAVEFORM ② B-Y 1V/dv
- b: WAVEFORM ① R-Y 1V/dv

Photo 13-13 Computer mode




- a: WAVEFORM ② B-Y 1V/dv
- b: WAVEFORM ① R-Y 1V/dv

Photo 13-15 Computer mode



- a: WAVEFORM ② B-Y 1V/dv
- b: WAVEFORM ① R-Y 1V/dv
- c: ACHROMATIC LEVEL
- d: PICTURE SYNTHESIS FLAG LEVEL


Photo 13-14 Synthesis mode



- a: WAVEFORM ② B-Y 1V/dv
- b: WAVEFORM ① R-Y 1V/dv
- c: ACHROMATIC LEVEL
- d: ACHROMATIC LEVEL


Photo 13-16 Synthesis mode

SWITCHING SPIKE




- a: VIDEO OUT terminal output  
[External white 100% pulse interval 16 color bar]  
(75-ohm load) (200mV/div)
- b: (i) IR-Y input waveform (500mV/div)

Photo 13-17 Without overlay flag eliminator




- a: Carrier color signal 1V/div
- b: (R-Y signal) 1V/div  
(B-Y signal) 1V/div

Photo 13-19 Computer mode (16 color bar)



- a: VIDEO OUT terminal output  
[External white 100% pulse interval 16 color bar]  
(75-ohm load) (200mV/div)
- b: (i) IR-Y input waveform (500mV/div)

Photo 13-16 With overlay flag eliminator



- a: CARRIER COLOR SIGNAL 1V/div
- b: (R-Y SIGNAL) 1V/div  
(B-Y SIGNAL) 1V/div

Photo 13-20 Synthesis mode (16 color bar)

### 13. 17 Video Switching Circuit (see Fig. 13-53)

#### • Buffer 2 and clamp circuit 1

To match the pedestal level of the computer picture signal processed by DC coupling (the level at point ① in Fig. 13-53) with the pedestal level of an external video signal, the DC level (determined by the Q241/Q242 clamp circuit) of that external video signal is adjusted by a video level adjustment control (VR105) after the signal has been passed through the Q240 buffer (the adjusted level being the level at point ② in Fig. 13-53 (see Photo, 13-21).

D103 and D104 are used in temperature compensation of the Q241/Q242 junction voltage.


#### • Video switching circuit

This circuit switches the external video signal and computer signal outputs in response to the OVLYF signal from pin 7 of IC104.


When OVLYF is H, pins 5 and 13 of analog switch IC108 are also changed to H to select the external video signal. And when OVLYF is L, pin 12 of IC108 is changed to H to select the computer signal, the output signal being obtained from pin 11 of IC108.

#### • Video amplifier

The video amplifier (Q282/Q281/Q280) is a current input type of amplifier which amplifies the signal switched from the video switching circuit to obtain a 2Vp-p output at the VIDEO OUT terminal via R280 (see Fig. 13-53).



#### • Video switching control signals



P: PEDESTAL LEVEL

Photo. 13-21 External/interal video signal levels (Picture synthesis mode) (color bar (external) (16 color bar (internal)




Fig. 13-53 Video switching circuit

### 13.18 Horizontal Synchronizing Signal Processing Circuit (see Fig. 13-64)

The horizontal synchronizing signal processing circuit generates a 15.625kHz horizontal synchronizing signal frequency synchronized with the external video signal and VDP Y signal (luminance signal) on the basis of the horizontal synchronizing signal separated from those signals.

IC103 forms a PLL oscillator which oscillates at the free-running frequency when there is no input applied. Although this free-running frequency can be adjusted by VR102, the PLL will not lock if the frequency is too far away from 15.625kHz.

The horizontal position can be adjusted to a small degree by VR102 within the range where the PLL is locked (see Photo. 13-22). The C150 and C151 mylar capacitors are used for temperature compensation for the oscillating frequency (see Photo. 13-22).





Fig. 13-64 Horizontal synchronizing signal processing circuit



- a External video input (horizontal synchronizing signal)  
 b External composite synchronizing signal input (IC102 pin 7 EXSI 5V/div)  
 c Waveform ① EXHP1 5V/div  
 d Waveform ② FH 5V/div

Photo. 13-22 Video input/EXSI/EXHP/FH timing (picture synthesis mode)

### 13.19 Loop Filter and VCO (see Fig. 13-65)

This loop filter and VCO (voltage controlled oscillator) form a PLL oscillator with the phase comparator and counter gate array (synchronizing pulse generator) IC102. A 10.6MHz clock for the VDP (TMS9129) is generated.

The error voltage from the gate array phase comparator (comparison frequency of 3.96625kHz in synthesis mode and 3.903kHz in computer mode) is passed to the Q111/Q112 loop filter. The filter output is then applied to the D101 variable capacitance diode to control the VCO. The VCO oscillates on the basis of the 4.433618MHz color subcarrier signal during computer mode, and on the basis of the frequency of the horizontal synchronizing signal in the external video signal when in external video mode, the oscillating frequency being locked at frequencies determined by the following equations.—

- When in computer mode

$$f_{\text{CLK}} = 4.433618\text{MHz (color subcarrier frequency)} / (1136 \times 4 \times 684 = 10.67515039\text{MHz})$$

- When in video picture synthesis mode

$$f_{\text{CLK}} = 15.625\text{kHz (external video horizontal synchronizing signal frequency)} \times 684 = 10.687500\text{MHz}$$

A DC bias is applied to the gate array via R154 and R153 to ensure that the oscillator output is applied within the 0 to 5V range. The D134 diode protects the gate array from inputs in excess of 5V (see Photo. 13-23).




Fig. 13-55 Loop filter and VCO circuit




Photo. 13-23 VDP clock waveforms

### 13. 20 Synchronizing Pulse Generator (Gate Array IC 102)

The synchronizing pulse generator consists of the following component circuits.

- (1) External horizontal synchronizing signal noise remover
- (2) External video signal detector
- (3) VDP clock generator (4) VDP clock generation reference signal generator
- (5) Reference signal switching circuit for the horizontal and vertical synchronizing signals plus PLL generator used in picture synthesis
- (6) Burst gate pulse generator
- (7) PAL pulse generator
- (8) Computer sound muting control circuit

Operation of the synchronizing pulse generator differs considerably in computer mode and external video/picture synthesis mode.

#### • Computer mode

When in computer mode ( $\overline{\text{VOVLY}} = \text{H}$ ), the gate array internal connections are as shown in Fig. 13-57. In computer mode, the vertical and composite synchronizing signals separated from the computer picture output signal from the VDP (TMS9129) are applied to the INVS and INHS pins (pins 9 and 8). The output from pin 13 (VSYNC) is inverted by the IC109(6/6) driver and applied as a negative vertical synchronizing signal to the RGB terminal (pin 5). And the composite synchronizing signal from pin 14 (HSYNC) is NORed with the vertical synchronizing signal at the IC106 driver to remove the vertical synchronizing component before being applied as a negative horizontal synchronizing signal to the RGB terminal (pin 4).

The color subcarrier (4.433618MHz) is applied to pin 17 (CKI1) from the color subcarrier oscillator, and divided by 1136 in the frequency divider to obtain a 3.903kHz signal which is applied as a reference signal to the phase comparator. The VCO output (10.67815MHz), on the other hand, is applied to pin 29 (CKI2) where it is rectified by a Schmitt buffer and passed as the VDP clock from pin 30 (CKO2). Part of this output is divided once by 684 and again by 4 (overall division by 2736) to become a 3.903kHz comparator signal to be applied to the phase comparator. The phase comparator output thus forms a loop with the loop filter and VCO which in turn forms a PLL oscillator circuit based on the divided signal obtained from the color subcarrier. A horizontal synchronizing signal obtained by dividing the VDP clock (10.67815MHz) by 684 is combined with a vertical synchronizing signal separated from the external video signal and applied to pin 25 (RSYNC).

When there is no external video signal applied to pin 28 (EXTV) (that is, no input applied to pin 7 (EXSI), the counter and FF2 are not reset — the counter is incremented by the output from a frequency halving circuit, and FF2 remains in a triggered state with an H output on pin 28. When an external video signal is then applied, a composite synchronizing signal (external synchronizing signal) is applied to pin 7 (EXSI), and the counter and FF2 are reset by the horizontal synchronizing signal in the input. Pin 28 (EXTV) is thus changed to L level. However, since the counter divides the 7.806kHz signal (halved horizontal synchronizing signal) by 7, FF2 is inverted if more than 14 pulses (897 $\mu\text{s}$  MIN.) have been extracted from the horizontal synchronizing signal from pin 7 (EXSI), and the pin 28 (EXTV) output is changed to H level. Hence, the pin 28 output serves as a detector signal which is H when no external video signal is applied and L when a signal is applied.

The same HSYNC composite synchronizing signal is also passed from pin 3 (EXHP1), to pin 4 (FH) via the horizontal synchronizing signal processing circuit. This FH is then applied to the PAL pulse generator together with the halved and inverted CKI1, and a PAL pulse output signal which controls the PAL switch with a pulse width of about 450ns and which is triggered by the FH trailing edge is obtained from pin 15 (PAL PULSE). (Delay time: 0 to 450ns). Furthermore, the HSYNC (composite synchronizing signal) obtained from

INHS, and the CK11 inverted signal passed via the counter are applied to the burst gate generator. The HSYNC is changed to L at the trailing edge, and back to H after counting CK11 by 17 (pulse width of 3.6 to 3.8µsec), resulting in output of BGF from pin 16 for use in burst ATT circuit switching. The same burst gate generator is also used to generate BGP2 and BGP1 outputs for control of the pin 19 / pin 21 open drain output burst sampling circuit.

Relevant waveforms are shown in Photo, 13-24




Fig. 13-56 Relevant waveforms in computer mode






Fig. 13-57 Synchronizing pulse generator (Computer mode)



(a) H SYNC



(b) V SYNC



(c) FH


Photo 13-24 Relevant waveforms in computer mode

#### External video and superimpose modes


The gate array internal connections in external video and superimpose modes are outlined in Fig. 13-59. The vertical and composite synchronizing signals separated from the external video signal are applied to pins 13 and 14 (VSYNC and HSYNC), and the same negative vertical and horizontal synchronizing signals as in computer mode are passed to the RGB terminal by IC109 and IC106. These synchronizing signals are thus synchronized with the external video signal. The color subcarrier (4.433618MHz) synchronized with the color synchronizing signal in the external video signal is passed from the color subcarrier oscillator to pin 17 (CK11). The composite synchronizing signal separated from the external video signal is passed to pin 7 (EXSI). Horizontal synchronizing signal noise is removed by passing the input signal to G8, a frequency divider (1/272), and FF4. Since the pulse width of the G8 output is extremely narrow, this width is increased to about 3.5μsec by FF3. In external video and superimpose modes, the horizontal synchronizing signal frequency (pulse width approximately 3.5μsec) is obtained from pin 3 (EXHP1).

The signal synchronized with the pin 3 output and applied to pin 4 is generated by the horizontal synchronizing signal processing circuit. This signal is applied to a frequency divider (1/4) in the gate array before being passed to the phase comparator as a 3.906kHz reference signal. When the external signal is the standard signal, the VCO output is 10.6785MHz and is applied to pin 29 (CK12).

The CK11 inverted signal passed via the counter, and the HSYNC obtained from EXSI are applied to the burst gate pulse generator, resulting in output of BGP from pin 16, BGP1 from pin 21, and BGP2 from pin 19. The LMUTE signal from the gate array (IC3) is passed to pin 22, the CASON signal from PPI (IC4) is passed to pin 31, and the RESET signal is applied to pin 27. If LMUTE is changed to H when CASON and RST are also at H, an L output is obtained from pin 32 RMUTE. And if RST is changed to L, the RMUTE output is changed to H. This circuit is used to control muting of external audio signals. Otherwise, the circuit operates in the same way as in computer mode. See Fig. Photo. 13-25 for relevant waveforms.



(a) RSYNC



(b) EXHP2

Photo 13-25




Fig. 13-50 Relevant waveforms in synthesis mode




Fig. 13-59 Synchronizing pulse generator (external video and picture synthesis modes)



### 13.21 RF Modulator

#### • Buffer 5 and clamp circuit 2

Part of the video output from the VIDEO OUT terminals is applied to the VIDEO input of the RF modulator with the front edge of the synchronizing signal clamped at 0V by Q284 and Q283.

The RF modulator input is maintained at 1Vp-p by the VIDEO connector break switch when the VIDEO OUT terminals are left open (since the video output signal is 2Vp-p), and by terminating by R293 (75 ohms) when the VIDEO OUT cable is not connected.

#### • Mixing/pre-emphasis circuit

The AUDIO OUT left and right channel signals are mixed as monaural signals by R360 and R361, and the high end of the signal is boosted (time constant of 50usec) by the pre-emphasis circuit consisting of Q514 and Q511. The signal is then limited (to prevent overmodulation) by the D113 and D114 diodes before being passed to the AUDIO terminals of the RF modulator.

### 13.22 THROUGH Switch

#### • THROUGH switch function

The THROUGH switch is used to switch video and audio (left and right channel) signals to the internal circuits (NORMAL) where superimposing, sound mixing, and other processing is executed before the signals are passed to the output, or directly to the video and audio (left and right channel) outputs bypassing the internal circuits (THRU.). Since there is a number of circuits to be switched together with the power supply, a special relay with integrated plunger and switch is used.

This relay includes the equivalent of two plungers PM1 and PM2. The unit is switched to through mode when PM1 is on, and to normal mode when PM2 is on. (Needless to say, PM1 and PM2 cannot be activated simultaneously.) Also note that the plungers need to be activated by single pulses, so consecutive switching can result in the coils being burnt out.

When the power is off, the THROUGH switch is put into the THROUGH position irrespective of the video/audio switch S101 position (see Table 13-61). And when the power is switched on, the THROUGH switch is switched to NORMAL or THROUGH by S101.




Fig. 13-60 RF modulator




Fig. 13-61 Through switch functions

Table 13-14 Through switch position

POWER	VIDEO - AUDIO SW	POSITION
OFF	X	THROUGH
ON	NORMAL	NORMAL
	THROUGH	THROUGH

#### • THROUGH switch circuit

The THROUGH switch circuit consists of the THROUGH relay (RY102), a charge storage circuit (D140, D138, C406, and C421), a driver (Q401 and Q402), a switch position detector circuit (RY102/7/8), IC113(3/4), and R405), a pulse generator (IC113 (1/4, 2/4, 4/4) and delay circuit), a timing circuit (Q403, D139, R406, R407, and C402), a rectifier (D119, D118, C403, and C404), and a video/audio switch (S101). The operation of this circuit is outlined below in respect to the timing chart (see Fig. 13-63).

If the power is assumed to be switched on at time t1 with RY102 in the THROUGH position and S101 in the NORMAL position prior to time t1, an AC waveform will appear at "a", and "g" is rectified at a negative potential (about -1V) by the rectifier. Q403 is turned off, and "h" becomes the regulated power line voltage (H level) due to R408. D139 is off, and "j" is increased because of the R406/C402 time constant (where  $R406 \gg R407$ ). When "j" reaches the IC113(3/4) threshold level (t2), "j" is changed to L, and "h" is connected to "k" since RY102 is in the THROUGH position, resulting in "k" being changed to H, and "l" to L. Therefore, "m" is also changed to L. If "j" is changed to L at t2, "n" is changed to H (since "m"

is also at L), resulting in Q401 being turned on, PM2 being activated (since "p" is changed to L), and RY102 being changed to the NORMAL position. If RY102 is changed to NORMAL position at t3, "j" is connected to "k", resulting in "k" being changed to L and "l" being changed to H, thereby increasing the level of "m" (in accordance with the delay circuit). When the "m" level reaches the IC113 threshold level, "n" is changed to L, Q401 is turned off, "p" is changed to H, and the PM is switched off, thereby completing the plunger drive operation at t4. Since current is passed to PM2 from C406 during the t2 thru t4 interval, the "e" level decreases, but is increased again according to the R414/C406 time constant after t4. Since "h" is at H and "o" remains at L during this series of operations, PM1 is kept off.

If S101 is switched to the THROUGH position at t5, the current circuit is cut, and "g" is increased sharply since C403 is charged up via R413. Q403 is turned on, "n" is changed to L, D139 is turned on, and C402 is discharged, resulting in "i" being changed to L and "j" to H. Since RY102 is still in NORMAL position at this time, "k" is changed to H and "l" and "m" are changed to L, resulting in "h" and "m" being changed to L, "o" being changed to H, Q402 being turned on, and followed by PM1 also being turned on with RY102 being switched to the THROUGH position. Hence, with RY102 in THROUGH position at t6, "k" is changed to L since it is connected to "h", "j" is changed to H, and "m" is increased. When "m" reaches the IC113(2/4) threshold level, "o" is changed to L, Q402 is turned off, and PM1 is turned off to complete the plunger drive operation at t11.

If S101 is switched to NORMAL position at t8, "g" becomes negative, and the same sequence of events from t1 to t4 to switch RY102 back to NORMAL position. And if the power is switched off at t12, "s" becomes zero, "g" is increased, and RY102 is switched back to NORMAL position by the same sequence of events from t5 to t7. Due to the regulated power supply and the charge storage circuit, the switching is not effected by a reduction in the "h" level.




Fig. 13-62 Thru switch circuit




Fig. 13-63 Timing chart

### 13.23 Power Supply Circuit

The PX-7 power supply circuit consists of a primary coil line filter, a power transformer (T1), and secondary coil rectifier, and a number of regulators to obtain +5V (Vcc1), +12V (Vcc2), and -12V (Vcc3).

The primary coil voltage can be switched to 220V and 240V to enable the PX-7 to be used in different regions. Inserting the T1 primary coil cable connector in J24 sets the voltage to 240V, while inserting in J25 sets the voltage to 220V. HB models have been set to 240V and HE models to 220V prior to shipment from the factory. If for some reason, however, the voltage setting needs to be changed, it will be necessary to open the bonnet and reconnect the connector described above (user servicing not permitted). While the HB model power cable has not been fitted with a plug, HE model has been fitted with the European (continental) plug. The line filter consisting of L105, C414, C415, C416, C418, C419, and C420 reduces power line noise for improved operational stability.

D127 is the power indicator LED (red), and D133 diode is inserted to prevent back current. The +5V and +12V power lines are regulated by bridge diode D125 and D126, triode regulator IC115 and IC114. The -12V line is regulated in conformity with the +12V line.

IC115 and IC114 include L-shaped current limiters for protection against overcurrent. And R418 and Q406 are used for overcurrent protection purposes in the -12V line. Note that the +5V, +12V, and -12V lines are all opened externally via the various input/output connectors to prevent damage by possible short shunting as a result of user misoperation.




Fig. 13-64 Power supply circuit