



CIRCUIT & MECHANISM PERSONAL COMPUTER



ORDER NO. ARP-683-0



MODEL PX-7 COMES IN TWO VERSIONS DISTINGUISHED AS FOLLOWS:

Type	Voltage Remarks		RF OUTPUT	
HE	AC225V, 240V (switchshiel	European continent model	GPAL UNF SE + 1 eh	
HB	AC2NOV, 220V (outstable)	United Kingdom madel	I/PAL UNF 38 ± 1 ch	

. This service manual is applicable to the HE and HB types.

CONNECTION DIAGRAM

CONTENTS	
1. SPECIFICATIONS	9. ELECTRICAL PARTS LIST 44
2 PANEL FACILITIES	10. ADJUSTMENTS 48
3. DISASSEMBLY	11. INSPECTION ROM INSTRUCTION
4. PARTS LOCATIONS	MANUAL 53
5. EXPLODED VIEWS AND PARTS LIST	12 BLOCK DIAGRAM
6. PACKING	13. CIRCUIT DESCRIPTION 73
7. CONNECTION DIAGRAM	
8 SCHEMATIC AND P.C. BOARDS	

DIONETE ELECTRONIC CORPORATION 44 Meguro 1-Chome, Meguro ku Tokyo 1523 Japan x 1760 Long Beach, Celfornia 90801 U.S.A. PIONEER ELECTRONICS (USA) INC. PIONEER ELECTRONICS AUSTRALIA PTY. LTO Road Brass de Vetera 2195 Australa FZ @ OCT, 1955 Printed in Japan




1.SPECIFICATIONS

1. 1

CPU		8-bit Z80A (3.58 MHz clock)	
Memory	RAM	48K (including 16K video RAM)	
	ROM	40K (32K MSX BASIC, 8K P-BASIC)	
Display	Text	SCREEN 0: 40 × 24 (default 37 × 24) SCREEN 1: 32 × 24 (default 29 × 24)	
	Graphics resolution	256 × 192 dots	
	Colors	16 colors	
	Sprices	256 aprites	
	Output	FAL corresponse video output (16 colours) 1/v=g/75 RGB output (8 colorn), TTL level HB model, I/PAL/RF output (16 colors with sound) HE model, G/PAL/RF output (16 colors with sound) UHF 36 ±1 ch, 74 dB/tV/75 Ω	
	Screen control	Computer mode Superimpose mode External video mode	
Keyboard	Type	Separate type, full stroke, 76 keys Cylindrical step sculptured key tops	
	Facilities	Alphanumeric: 48 keys Courrel: 20 keys (with 4 cursor keys) Function: 5 keys (10 functions selectable) Screen mode control: 3 keys	
	Cable	1.5 m with 13-pin DIN plug	
Sound	Source	3 voice (fi octaves + 1 noise, 8 envelopes) 1 voice (key click sound) External stereo sodio input signals 150 mV/50 kB	
	Ostput	Internal speakers (stereo) Headphones (stereo) Line output (stereo), 150 mV/1 kD	
	Mixing control	Computer sound mixing level control ± 15 dB Master volume control External sound muting control	
Interface	System control	Laser Vision Player, component display, madio system remote control ports	
	Cassette recorder	Bond rate: 1200/2400 band (software select) FSK signal	
	Printer	Centronics standard, 8-bit parallel port	
	Controlkr	Porta for 2 joyaticks, tablets, paddles, trackballs, etc.	
	Cartridge	2 MSX cartridge slots (slots #1 and #3)	
Power requ	arements	220/240 V ±10%, 50/60 Hz, Power consumption: 37 W	
Operating t	emperature	5-35 deg.C	
Dimensions		Main unit: 420 (W) × 323.5 (D) × 70 (H) mm Keyboard: 420 (W) × 171 (D) × 47.5 (H) mm	
Accessories		Warranty card RF cable (2 m) Instruction manual BASSC reference margual P.BASSC reference manual	

1. 2 BLOCK DIAGRAM



1.3 MEMORY MAP

0 0 0 oF		Assa in which programs with 8 mumbers are stored
		Variable area With character variables, the point (string descriptors) to the charac- strings provided are stored in this are
	MSX BASIC ROM	Armsy variables are thank types, the pointers to the chances of types, the pointers to the chancel strangs provided as the chanceler strangs provided as the chanceler strangs provided as the chanceler strangs are smortled in this arms. The against size of the chanceler strangs with 10 M sattement are uncounted or when armsy with 10 into accompanying characters are use
		 The free area is not used. Its size decremental by subtracting the six area, writable area and program as from the user area. It can be sought the FEE function.
		Stack area in which BASIC returns a addresses are seried when FOR-NED or GOSUB statements are executed
1400	Program area (text area)	Arra in which character strings inch
	Variable area	od in the character variables and are variables are stored. The uses of the
	Array variable area	CLEAR stutemers. An area of 20 bytes is secured if there is no design.
User	Free area	Area used with file topics/comput. It secured in line with the many designated by the MAX ITEM
	Stack area	designated by the MAX PILE
	Character string area	The upper heat address can be set to F380 or less by CLEAR and so it
	File control block	possible to provide an accu separa- from the work area which the user or use freely for machine languag rootines, etc.
FEEE	Work area	Aren in which BASIC is used.

PX-7 Memory Configuration

Configuration	on			
Address	Slot #0	Slot #1	Slot #2	Slot #3
0001	32K RAM		Empty	Espassion
1031	32K MSX BASIC	Expension slot (from of usst)	Expansion L/O register Expansion P-BASIC	glot (rear of unit)
			Empty	

4 I/O MAP (1) I/O address allocati

×FDG

			RW	Details	Remarks
		&H98	w	Data write into VRAM	TM99129NI
			R	Data rend from VRAM	equivalent
Г	• M.S-2000	&H99	W R	Command, address set Status read	
		&HA0 &HA1	W W	Address latch Data write Data read	AY-3-8910 or oguvalent
	Printer	AHAB	W	Port A data write Port A data crad	8255A or equivalent
П	VOP	&HA9	W	Port B data write	equiviers
	PSS	AHAA	W	Port C data write Port C data read	
-		ANAB	w	Mode set	
	PPI	&H90	W	Strobe output (bil)	latch output
		1 '	R	States input (61)	"I" is BUSY
		&H91	w	Print data	latch output

I/O addresses from 80 to FF area prescribed as above for system use. Empty columns are system reserves.

*I/O addresses marked with an asterisk are for

optional equipment.

(2) PPI bit allocation

Port	Bit	Input/ output	Signal	Details
٨	0		CSOL	Slot designation number of ad- dresses
	1		CS0H	0000 to 3FFF
	2		CSIL	Stot designation number of ad- dresses
	4	Output	CSN	Slot designation number of ad-
		- (Came	dresses
	5	- 1	CS2H	8000 to BFFF
	6		CS3L	Siot designation number of ad- dresses
	7		C83H	C000 to FFFF
В	5	input		Keyboard return signal
С	0 1 2	i	KB0 KB1 KB2	Keyboard scan signals
	3		квз	
	4	Output	CASON	Cassette control (L-ON)
	5		CASW	Cassette write signal
	6		CAPS	CAPS lamp signed (fights when low)
	7	+	SOUND	Sound output based on software

(3) PSG bit allocation

Port	Bit	Input/ output	Connector pin so.	Signal when joyetick used
Λ	0	1	CONTROLLER 1-1 pin *1	FWDI
		í	CONTROLLER 2-1 pin *2	FWD2
	1		CONTROLLER 1-2 pin *1	BACKI
			CONTROLLER 2-2 pin *2	
	2	1	CONTROLLER 1-3 pin *1	
		l.	CONTROLLER 2-3 pin *2	LEFT2
	3		CONTROLLER 1-4 pin *1	RIGHTI
		Input	CONTROLLER 24 pin *2	
	1.4		CONTROLLER 1-6 pin *1	
		- 1	CONTROLLER 26 piz *2	
	5		CONTROLLER 1-7 pin *1	TRGBI
			CONTROLLER 2-7 pts *2	TRGB2
	6			
	7	÷	CASR (casacite tape read)
В	0		CONTROLLER 14 per *3	
	1.1		CONTROLLER 1-7 pig *3	1
	2		CONTROLLER 24 pin *3	High level
	3	Output	CONTROLLER 2-7 per *3	,
	4	Output	CONTROLLER 1-8 -	
	5		CONTROLLER 2.5 -	
	6		Port A input select	
	7	+		

^{*1:} Effective when port B bit 6 is low. For CONTROLLER 1
*2: Effective when port B bit 6 is high. For CONTROLLER 2
*3: Set high when the port is not used as an output port.

Set filgh when the port is not used as an output po.

(4) Expansion I/O registers (slot #2) LCON regime - TEER (16)>

Bit	RW	Signal	Function	1
,	R	ACR	Significant with acknowledge 1-+0 with respect to remote control signal transmission	
6		-)
				Not use
1				U
	R	RMCLOK	Clock produced by dividing CLK1/CLK2 frequency by 128	1
	W	REM	High output with bit serial data out- put generated in synchronization with	1

VCON resister < 7FFF (16)>



Mini. jack

1.5 CONNECTOR



Stereo mini-iack



(2) System control input SELECT I(IN) EXTREM I (IN)

Stereo mini-jack

(4) System control output 3

Pin No.	Signal	
I	SELECTO	
2		
3		
4	LACK	
5		
6		
7	LREMO	



ō

Positive

Horseshoe-shaped 8-nin DIN connector

(5) RGB connector

Pin No.	Signal	Logica
1		
2	GND	
3	-	
4	Horizontal sync signal	Negativ
5	Vertical sync signal	Negativ
6	RED	Positiv
7	GREEN	Positiv
8	BLUE	Positiv



Round 8-pin DIN connector

(6) Cassette interface connector

Pin No.	Signal	I/C
1	GND	-
2	GND	-
3	GND	
4	CMT OUT	0
5	CMT IN	1
6	REM+	0
7	REM-	0
- 8	GND	



Round 8-pin DIN connector



Pin No.	Signal	1/0
1	D6	1
2	D5	1
3	D2	1/0
4	D1	1/0
5	D7	1
6	D3	1
7	D4	1/0
8	D0	1/0
9	+5 V	-
10	STB	0
11	GND	
12	CAPS	0
13	GND	



Round 13-pin connector

(8) Printer connector

Pie No.	Signal	1/0
1	PSTB	0
2	PDB0	0
3	PDB1	0
4	PDB2	0
5	PDB3	0
6	PDB4	0
7	PDB5	0
8	PDB6	0
9	PDB7	0
10	NC	-
11	BUSY	- 1
12	NC	-
13	NC	
14	GND	



Amphenol 14-pin connector

Pin No.	Signal	1/0
1	FWD	I
2	BACK	1
3	LEFT	I
4	RIGHT	- 1
5	+5 V	
6	TRGI	1/0
7	TRG2	1/0
8	OUTPUT	0



1	00000	I
1	0000	
	السسيا	
-	0 ala	

Pin No.	Signal	1/0*	Pin No.	Signal	1/0
1	čsi	0	2	CS2	0
3	ČS12	0	4	SLTSL	0
5	Space) .	6	RESH	0
7	WAIT	1 1	8	INT	1
9	MI	0	10	BUSDIR	i i
11	IORO	0	12	MERO	0
13	WR	0	14	RD	0
15	RESET	0	16	Spare	
17	A9	0	18	A15	. 0
19	AII	0	20	A10	0
21	A7	0	22	A6	0
23	AI2	0	24	A8	0
25	A14	0	26	A13	0
27	Al	0	28	A0	0
29	A3	0	30	A2	0
31	AS	0	32	Α4	0
33	DI	1/0	34	D0	1/0
35	D3	1/0	36	D2	1/0
37	D5	1/0	38	D4	1/0
39	D7	1/0	40	D6	1/0
41	GND		42	CLOCK	0
43	GND		44	SW1	1 .
45	+5 V	-	46	SW2	
47	+5 V		48	+12 V	1 -
49	SUNDIN	1	50	- 12 V	1 .

*Input or output based on unit.



52



2 PANEL FACILITIES

(1) FRONT PANEL FACILITIES



(i) POWER indicator

This lights up red when power is supplied to the PX-7.

2 POWER switch

Power is sumplied to the PX-7 when this switch is pressed and the POWER indicator lights. Press the switch again to turn off the power

(3) RESET switch

When this switch is pressed, the computer is roset and set to the same state as when the power is turned on.

∇IDEO • AUDIO switch

This is used to select the output signals of the rear panel output terminals (VIDEO/ AUDIO) or of the built-in speakers.

■ NORMAL: The signals that pass through the PX-7's circuitry are output to the rear panel output terminals. The picture on the connected display is selected by operating the screen

selector key on the keyboard. - THROUGH: The signals which were input to the rear namel input terminals are output, without being passed through the

PX-7's circuitry, to the rear panel output terminals. The sound supplied from the PX-7 is heard through the builtin speakers.

(5) KEVROARD connector The keyboard cable is connected here. Make sure that the cutout on the connector is facine up and insert securely.

® CONTROLLER connectors (1, 2)

Connect a joystick or tablet to these connectors. When two units are connected, the left-hand connector is treated as No. 1 and the right-hand connector as No. 2.

D PHONES jack Connect the headphones to this jack. The sound from the built-in speakers is no longer heard when the headphone plug is connected to this inck.

® VOLUME control


Use this control to adjust the volume of the built-in speakers or headphones. The volume is increased when the control is slid from MIN toward the MAX setting.

MIXING LEVEL control

This adjusts the mixing level of the sound generated by the PX-7 and the external audio signals connected to the rear panel AUDIO INPUT terminals. The sound generated by the PX-7 is increased when the control is slid from the MIN toward the MAX settine.

@ CARTRIDGE slot Insert a same or other certridge into this slot.

(2) REAR PANEL FACILITIES



① AUDIO INPUT terminals (R. L)

(3) AUDIO INPOT terminates (R, L)
Connect the external audio signals (such as the audio output of the video disc player) to these terminals.

2 AUDIO OUTPUT terminals (R. L)

Use these terminals to connect an external stereo amplifier. They are used when the sound of the personal computer is to be passed through the stereo circultry.

VIDEO INPUT terminal

Connect the external video signal (such as the video output of the video disc player) to this terminal.

• VIDEO OUTPUT terminal

This is connected to the video input terminal on a display unit.

® RF OUTPUT connector

This is used when a TV set without a video input terminal is to be employed as the display unit. Use the accessory RF cable to connect this terminal with the antenna input terminal on the TV set.

RGB OUTPUT connector

This is used when connection is made to a display unit equipped with an RGB input connector.

② DATA RECORDER connector Connect a tape recorder to this connector.

® EXPANSION SLOT

A game cartridge or other cartridge, such as an MSX floppy disc drive cartridge, is objected in here.

® CHANNEL ADJUSTMENT knob

CHANNEL ADJUSTMENT KROB
 By turning this knob with a small flat-bladed screwdriver, adjustments can be made for +1 channel

∩: +1 ch (37 ch) ∩: -1 ch (35 ch)

50 SYSTEM CONTROL terminals

INPUT: This is the input terminal of the control signal. Use it when the unit is employed in combination with PIONEER's SD-26 component display unit.

OUTPUT 1: The control signals from the PX-7 are output here. Use it when the unit is employed in combination with PPONTER's SULES RGB system control nack.

OUTPUT 2: The control signals from the PX-7 are output here. Use it when the unit is employed in combination with PIONEER's LD-1160 Laser vision player.

OUTPUT 3: The control signals from the PX-7 are output here. Use

PIONEER's LD-700 Laser vision player.

See:
See pages 18 through 21 when using the near or combination with PIONEER's SD-26 component display or with the LD-1100 or LD-700 Later vision player.

it when the unit is cusployed in combination with


PRINTER connector Connect the printer here.

* Removing the expansion slot cover

A cover is provided over the expansion alot on the sear panel of the computer for altipromet. Remove it, as shown in the figure, when using this slot. It can be removed when the center part is palled toward you and the hooks on the left and right are disregaged.



(3) KEYBOARD



Screen selector keys

These are used to select the screen on the display connected to the PX.7. SUPERIMPOSE: The superimposed picture, remitting from the PX.7's proture and the picture of the octarnal video sucree which has been connected to the video angut remixal on the PX.7's rear roard, aspears on the display.

VIDEO: The picture of the external video source which has been connected to the PX-7's video input terminal appears on the display.

COMPUTER: The commuter neture generated by the PX-7 appears are

OMPUTER: The computer picture generated by the PX-7 appears on the display.

2 Upper case indicator

This lights when the CAPS LOCK key is pressed to enter upper-case letters.

Screen editing keys (CLS HOME, INS, DEL)
 Those keys are used to edit the letters displayed on the screen.

Cursor keys

These are used to move the cursor vertically and horizontally.

Function keys

When one of these keys is pressed, the character string defined by that key is entered.



(4) KEY FUNCTIONS

The unit's keyboard layout is shown below.

	Continue to Lo	inte	
1			
-			(August)
(main			(8)

Keys indicated by □ in the figure are called special keys and are differentiated from the other (character) keys. A description of the special keys is given first.

- Special Keys

 This key is used to type upper-case finglish letters, and characters midicated on the top part of the other character keys. A [SHHT] key is provided both on the left and right sides of the keyboard sider key may be und.
- This is used to type upper-case of the character which has lowering lines.

 It is licked when presented once and the learning to the lift of the lays top lights. It is released when presend eag.

 When character keeps are presend with the lay locked, upper-case are typed and when the key is released, lower-case are typed.

 This is used to type are passed when the way to released, lower-case are typed.
 - is pressed when this key is pressed or when this key and the
 SHBT key are simultaneously pressed, graphic characters are typed.

 This is used to type special characters. When a character key
 - This is used to type special characters. When a character key is pressed when this key is pressed or when this key and the SHIFT key are simultaneously pressed, special characters are typed.

· Character symbols displayed on the screen

When the alphanumeric keys are pressed, the character symbols entered on the screen change depending on whether the SHIFT, GRAPH or CODET keys, or a combination of those keys, are used. See below for more treats.

(a) When the alphanumeric keys alone are pressed:



(b) When the alphanumeric keys are pressed while the SHFT key is depressed:



(c) When the alphanumeric keys are pressed while the GRAPH key is depressed:



(d) When the alphanumeric keys are pressed while the [GRAPH] and [SHIFT] keys are decressed:

	a a a a a	
-		9
WALEST		01 10

(e) When the alphanumeric keys are pressed while the CODE key is depressed;

	1 2 5 4	n ne	3
MODEL MODEL			

(f) When the alphanumeric keys are pressed while the COOE and SHIFT keys are depressed:



Nose:

SCREEN MODE 0 is for text oxly. Part of the graphic character fost may datapear. Use SCREEN MODE 1 when operating the alphanameuric legs together with the [GRAPH] key.

• Character Keys

Several characters can be typed with a single character key. The character to he typed can be selected in combination with the special keys. "+" and "," signefy the following:

A + B Press the B key with the A key depressed.
A Press the A key once and keep in the A key mode.

Key pressed	Typed character
F)	P (Lower case)
SHIFT + [P]	P (Upper case)
CAPS], [P]	P (Upper case)
CAPS 1. SHIFT + P	P (Upper case)
SRAPH + P	(Graphic symbol mode)
SRAPH + SHFT + P	(Graphic symbol mode)
COOE + P	6 (Special character mode)
CODE + [SHIFT] + [P]	E (Special character mode)


Key pressed	Typed character
7	1
SHIFT +	1
CAPS . [1
CAPS , SHIFT + []	1'
GRAPH + []	1K
CODE +	f
CODE + SHIFT + []	1.




Key pressed	Typed character
77	£
SHIFT + 7	1 -
GRAPH + 7	-
GRAPH + SHIFT + [7]	*
CODE + F	σ
CODE + SHIFT + (2


SYSTEM CONFIGURATION

The PX-7 not only opens the door to system expansion with MSX-standard peripheral units but also makes the most of its features through coupting with a video due player. If a VCR and an audio system are further added, systems completely unavailable in the past can be built up. The system configuration of the PX-7 is shown in the figure below.




3.DISASSEMBLY





4.PARTS NOTES . The A murk found on some component parts indicates the importance of the LOCATIONS safety factor of the part. Therefore, when replacing, be sure to use parts of stantagal

> a For your Party Stock Control the fast mount items are individud with the marks * * and * ** GENERALLY MOVES FASTER THAN * This elemification shall be adjusted by each distributor because it depends on model





Rear Panel View AKX-204 DIN socket (RP) (RGB OUTPUT) Terminal (VIDEO IMPUT) -Associa retiet Termon (ALIDIO INDITA

OUTPUT) AKR-120 à AC power cord Terminal CINPLIT/OUTPUT 10: ADG 041 04E1 AKN-206 Terminal (OUTPUT 2)-AKP-087 AKN 200

OWN AND RESIDENCE TO LITTLE TO SE AKP-000

Too View I

ATS-250



DIN rocket BH (DATA RECORDER)



Top View II

Petry ASH 084




KEY BOARD ASSEMBLY


Switch asserbly



Bottom View









· Perts without part number cannot be supplied.

number, temperature Aussidity, etc.

. The A mark found on some component parts indicates the importance of the safety factor of the port. Therefore, when replacing, be sure to use parts of identical designation. For your Parts Stock Control, the feet mosing items are indicated with the

marks * * and * . ** GENERALLY MOVES PARTER THAN * This plantification shall be adjusted by each distributor because it depends on model

Mad	k	No.	Pert No.	Description M	ark Ma	Part No.	Description
		1.	QWM-419 (HB)	Mein accembly	41.	VEZ30F080FZK	Screw 3 × 6
			QWM-434 (HE)		42	ESZ40P090FZK	Scraw 4 x 6
		2	9WH-184	Push switch (82: POWER)	43	AE7-056	Sheet
		2	QWP-141	DPU main assembly	44.	A6A-234	Screw
		4	A0G-504	Capacitor (C80)	45.	A6A-284	Serm
â.		8	AT\$-250	Power transformer (T1 240V)			
					46	FEZ30F080TMC	Screw 3 x 6
A.		a.	ASG-529	Purp switch (\$2 FORER)	101		Filter essembly
ģ.	**	7.	AEK-022	Fuse (FU101 T200mA/260V)	102		Volume essentity
			ANZ-157	Cortridge holder (F)	103.		LEO assembly
			ANZ-168	Certridge holider (R)	104		Switch essembly
		10,	AA0-892	Stide knob (VOLUME/MIXING)	105.		Switch cosmbly
		11.	AAY-294	Pash knob F (VIDEO - AUDIO)	106,		Sicr consector essentity
		12.	AAY-295	Reset knob (RESET)	107.		Joy stic connector assembly
		18	AAY-296	Funds knob (FORER)	106.		Key board connector assents
		16.	ANE-991	Econet	108		SP holder
		15.	ANY-101	Front panel assembly	110,		Front shees
		16	AAH 111	Cartridge door	111.		Bostom over
		17.	ANL-034	Door Sheft	112.		Rear penel

115.

120.

121

122

123

124 125

128

129

121

	22,	AEP 305
	22.	AEP-305
	* * 24	APV-008
	25	ABA-252
	26	ABN-055
A.	27.	ADG-061 (HB)
		ADG-041 (HE)
	20.	BBT30P0B0FZK
		88Z30P05QFMC
	30	88230P080F2K

36 37. 39 ANY 103

AE8-287

20. AEC-441

19 480,327

AEC-800

AEP 305 Leg

BBZ30P0B0FZK	Screw 3 x 8
85Z30F100FZK	Screw 3 x 10
BCZ30F080FMC	Serow 3 x 8
EM230F060FZR	Screw 2 x P
PMZ30F000FMC	Screw 2 x 6
VBZ30F080FMC	Screw 3 x B
VBZ40P090FMC	Screw 6 x 6
VPZ30P060FMC	Screw 2 x 6

Pleetic rivet

Flexible ring

Screw 3 x B

Screw 2 x 6

AC news rest

Nut

Front cover queently

Cushine A Continue 5 VB mek Guerrom case equantity P.C.N. brecket CN arests (2) CN anote (13

P.C. B. breeket

Side chemic (L)

Center frame

L engle


Jeck brecket

F.C.S. bracket (1)


P.C.B. brecket (3)





6.PACKING





Mark	No.	Part No.	Descriptions	Munk	No.	Part No.	Description
	1.	ADE-294	Card			AHD 154	Source
	2.	AMS-537	Instruction municipal		7.	AHE 625	Packing case
	3.	AR5-838	Bosc market			ASB 710	P. Basic manua
	4,	AHA-405	Packing (A)				
	5.	AHA-406	Packing (B)		101.		Dag
					102.		Deg
					103.		Des









































9 FLECTRICAL PARTS LIST

NOTE		
. 33	ien ondering resistors, first consert resistance solves into code form as show	10
the	following examples	
Ex	I When there are 2 affective digits (any digit aport from 0), such as 500 o	à
	and 47k ohm (tolkrance is shown by J-5%, and K-10%).	

47kn 47 × 10° 472 RDNPS SETE / KNZH (BOBC) A 0R5 . 010 MSIP DIESE K

Ex 2 When there are 3 effective digits (such as in high precision metal film mainford) 582 × 10° 5621 . RNNSR EREED F

. The A mark found on some component parts andicates the importance of the nafety factor of the part. Therefore, when replacing, he save to use parts of

identical description . For your Parts Stock Control, the fast moving items are indicated with the marks ## and # ** GENERALLY MOVES FASTER THAN *

This clearification shall be adjusted by each distributor because it depends on model number, temperature, humafity, etc.

reption
5N75143P
TC40018P TC74HC4068P µPC78108H µPC7812H
2549335 259560 (A) 28C17406
25D636A 28K117
25A9035-R 25C17406-R
HZ4 7FB HZ5 1FB HZ5 2FB
HZ8.2ES R9152-A
RS400S US1035
19/147
1102
155131
,

WITC			Mark	Symbol & Description	Part No.
Mark	Symbol & Description	Part No.		C108	CKCY8331K50
*	*BY102 Flynger sweek	A\$8,085		C205	CKCY8332K50
				C111, C119, C122, C123,	CKCYF103Z50
COILS				C125 - C127, C136, C147, C287	
Mark.	Symbol & Description	Part No.		C110, G124, C137	CKCYF473250
	L101 L104 Industor	ATHORE		C129, C130, C148	COMA103J50
				C117, C118	COM4123.F/3
	L102 Inductor	ATR-112		C319. C320	COMA153.50
	L103 Inductor	ATH-114		C145	COMA222.80
	TORS			C150	COMA272J50
Werk Werk	Symbol & Description	Part No.		C149	COMARGUEO
****			_	C141	COMACCUSED COMACCUSED
	C139, C207 - C209, C217, C241,	CKDYX104M25		C151, C321, C322	COMASSIZUSO
	C344, C401 (0.1st)			C249	COMAZZ3 F/O
	C413 (10000µ/16V1	ACH-392		C149	CEAS102MB
	C408, C410, C411 (1000µ/25V)	ACH 393		CIBZ	COMA273JS0
	C407, C409, C412, C417 (100s/25V)	H-334		C102	COMCANDO
	TC101	ACMADIO	RESIST	rons	
	C211, C212, C214, C215	CCCCH580J50	MOVE !	When ordering resistors, convert	
	C144 G303 G304	QQCNL161J90		into code form, and then regrite t	
	C313 C214	QQC81 151JS0			
	C106, C121	CCC54,220,60	Mark	Symbol & Description	Part No.
				VRIDS VRICE Serv-fixed	VRT88V\$100
	C281	CCCSL390JS0		VR102, VR105, VR109 Semi-fixed	VRTMV5222
	CIVI	CCCUJOSOCSO		VR101 See-food	VRT86V5472
	CIM	OCCUMISSIONS		VIIIO3 Serv-fixed	VRTBEVSIOL
	C135	CCCU1101150			
	G131	CCCUJ150JS0		8414	RS2LMF221J
	uiai	COCHITIONIO		R280, R282	RN1/4FD6800F
	C248	00000180050		82%	RA59331J
	C132	OCCUJ270JS0		P100	RD1/4PM225J
	C114, C124	0000470490		8421	RQ1/2PMFL102J
	C107, C247	OCCUPATIONS		1042.1	HD1/2PHFLIQE
	C112	CEANLOIGNED		R281, R415	BD1/28MF DDD
	CIR	CEANLUIGNOU		Other reserves	RD1/BPM GGDJ
	CIIS	CEANI 100M16			
	C120	CFAMP3RSM50	OTHER	\$	
	C202	CEAR15W60L	Mark	Symbol & Despilation	Part No.
	C103, C128, C142, C206, C284, C301		ALLEY.	SYMBOLIN DELD IDORE	Part No.
	C302, C306 - C306, C315, C316,			Terminal	AKR-130
	C404			IC rocket (407)	AKH-024
				DIN rocket (RGB OUT)	AKP-085
	C102, C133, C136, C143, C146, C201	CHARLOSSES		8NC server (VIDED OUTPUT)	AKX 204
	C210, C242, C244, C282, C365, C311			BNC socket (VIDEO INPUT)	AKX-205
	C312, C223, C224, C340, C348	*			
	C246, C290, C309, C210	CFA8101M10		X101 crystel resonator	ASS-041
	C405, C421	GEAS102M25		RF modulator	AXX-015 (HB)
		o			AXX G14 (HE)
	C104, C204	CEAS221M10		Short	A 57-056
	0923	CEASSZEMES		Street	ABA 234
		CEASGRAMSO CEASGRAMSS		W. Tarri	AMIL AND
	C109, C286, C402			Street	A8A-294
	C240	CEAS33 1M10		Serve	PRZ30POMENC
	C243	CEASAR7MS0		W-177	- acces 000PWC
	C213, C218	CEASA70M10			
	0409	CIEASA70M25			
	C101, C280	CEASA71M10			
	C317, C318	CKCYS102KS0			
	C105, C208	CKCYB222K50			

	Assembly		CPU Main Assembly (GWP-141)	
FILTE			Mark Symbol & Description	Fart No.
Mark	Symbol & Description	Part No.	4 # IC1	LH0060A
	L105 Line Pitter	ATF-168	** 103	M81115112 PD6031
			** 104	M51.6255AP-6
CAPAC	CITORS			(#PD8256AC-)
Vark	Symbol & Description	Part No.		9
	C418 C420	ADG-N02	* * IC16, IC18, IC18, IC18	M681418-12
	C414, C415, C418, C419	ACG-505		[105004416P-1
			** 1033	M9218P
	Amplifier Assembly (GWH	184)	** 1029	SN74L802N IM74L802Ps
SEMIC	ONOUCTORS			(NEPALBOUP)
Mark	Symbol & Description	Part No.	★ #1037 — 1039	SN74LS04N
	+ IC111, IC112	8A525	_	(947415047)
-	a serre, serre	G-1345	★ ★ ID40, ID41	\$N74L805N
CAPAC	CHORS		** 108	IM74LS06F9
Mark	Symbol & Description	Part No.	** 1045	SN74LS05N IM74LS06P)
Mark			_	(M/4C306P)
	C325, C326	CEAST47M50	** (011, (034	59/74LS129N
	C341	CEAS102NB		(M74LS129F)
	C331, C332	CEA5221M10	**1025	SN74LS153N
	C327 - C330	CEAS470M10		0474L5163P)
	C335, C336	CEASATINE	* * IC14, IC17, IC30, IC31	SN74L5187N
	C333, C334	CKCYH222KNO		IM74L315791
			**101	99/741.8245N
RESIS	TORS		*****	0/74152467
	When ordering registers, com-		er exical	
				SN74L520N
NOTE	into code form, and then rewrit			9174LS30F)
			ч.	9/74LS30P)
Mark	Into code form, and then rewrit Symbol & Description	to the part no. so before Part No.		9/74LS30P) 9N74LS32N
	into code form, and then rewrit	is the part no. se befor	rs.	9M74LS30P) SN74LS32N 9M74LS32P)
Mark	Into code form, and their reari Symbol & Description All reasons	to the part no. so before Part No.	ч.	9/74LS30P) 9N74LS32N
OTHE	Into code form, and then rewrit Symbol & Description All resident	Part No. 22 befor Part No. RD1/8PM CDICA	rs.	9474LS30P) 9N74LS32N 9N74LS32P) 9N74LS387A
Mark	into code form, and then rewri Symbol & Description All resisters RS Symbol & Description	Part No. RD1/RPM CDCJ Fart No.	** 105, 1064 ** 105 – 105, 1010, 1045 ** 1032	9474LS30P) 9474LS32N 9474LS32Pi 9474LS387A 9474LS367A 9474LS374N
OTHE	Into code form, and then rewrit Symbol & Description All resident	Part No. 22 befor Part No. RD1/8PM CDICA	** # 1043, 1044 ** 105 - 105, 1010, 1045 ** 1032 ** 1035	9474L539N 9474L532N 9474L532N 9474L5367A 9474L5367A 9474L8374N 9474L8374N
OTHE Mark	Into code form, and then rewrit Symbol & Description All resport RS Symbol & Description Terranal (HEADPHONE)	Part No. RD1/RPM CDCJ Fart No.	** 105, 1064 ** 105 – 105, 1010, 1045 ** 1032	9474L530F) 9474L532F) 9474L532F) 9474L5357A 9474L5374N 9474L5374N 5474L574AA Thisself-15F
OTHE Mark Volum	into code form, and then rewrit Symbol & Description All resident Symbol & Description Terminal IHEADPHONES The Assembly	Part No. RD1/RPM CDCJ Fart No.	** IC43, IC44 ** IC55, IC10, IC49 ** IC56 ** IC56 ** IC56 ** IC56 ** IC56, IC21	9474L530P) 9474L532P) 9474L532P) 9474L5357A 9474L6367A 9474L8374N 9474L874A) 71684416-15P 945864416-15P
OTHE Mark	into code form, and then rewrit Symbol & Description All resident Symbol & Description Terminal IHEADPHONES The Assembly	Part No. RD1/RPM CDCJ Fart No.	** IC42, IC64 ** IC6 - IC6, IC10, IC45 ** IC32 ** IC36 * IC36, IC21 ** IC36 ** IC20, IC21	9474L532N 9474L532N 9474L5387A 9474L5387A 9474L8374N 9474L8374N 9474L8374N 11684416-12-1 94884416-12-1 11688129NL
OTHE Mark Volum	into code form, and then rewrit Symbol & Description All resident Symbol & Description Terminal IHEADPHONES The Assembly	Part No. RD1/RPM CDCJ Fart No.	** IC43, IC44 ** IC55, IC10, IC49 ** IC56 ** IC56 ** IC56 ** IC56 ** IC56, IC21	9474L530P) 9474L532P) 9474L532P) 9474L5357A 9474L6367A 9474L8374N 9474L874A) 71684416-15P 945864416-15P
OTHE Mark Volum RESIS Mark	into code form, and the n reari Symbol B Decription All neutres RS Symbol B Description Tensor (HEADPHONE) me Assembly TORS Symbol B Description	In the part no. or befor Part No. RD1/8PM COCIJ Fact No. AKN-056	** IC42, IC64 ** IC6 - IC6, IC10, IC45 ** IC32 ** IC36 * IC36, IC21 ** IC36 ** IC20, IC21	9174L520P) 9174L522P) 9174L5327A 9174L5357A 9174L5357A 9174L5357A 9174L537AN 9174L537AN 91846416-12P 91886416-12P 91886416-12P 91886416-12P 91886416-12P
OTHE Mark Volum RESIS Mark	into code form, and then rearii Symbol & Description All resident Stressed (HEADPHORE) Tensed (HEADPHORE) TORS Symbol & Description YORS Symbol & Description YORS Symbol & Description	Part No. as before Part No. as before Part No. R01/8PM COOJ Fart No. AKN-056	** ** ** ** ** ** ** ** ** ** ** ** **	9874L53299 9874L53299 9874L53297A 9874L53897A 9874L53897A 9874L5319AN TRES4416-124 9858B4416-12-1 TRES\$1298L YW-2201-229
OTHE Mark Volum RESIS Mark	into code form, and the n reari Symbol B Decription All neutres RS Symbol B Description Tensor (HEADPHONE) me Assembly TORS Symbol B Description	to the part no. or befor Part No. HD1/8PM/CDGJ Fart No. AKN-066 Fart No. ACN-042	**	9174L532P) 9174L532P) 9174L532P) 9174L5367A 9174L5367A 9174L537AN
OTHE Mark Volum RESIS Mark	into code form, and then rearii Symbol & Description All resident Stressed (HEADPHORE) Tensed (HEADPHORE) TORS Symbol & Description YORS Symbol & Description YORS Symbol & Description	to the part no. or befor Part No. HD1/8PM/CDGJ Fart No. AKN-066 Fart No. ACN-042	** ** ** ** ** ** ** ** ** ** ** ** **	9874L53299 9874L53299 9874L53297A 9874L53897A 9874L53897A 9874L5319AN TRES4416-124 9858B4416-12-1 TRES\$1298L YW-2201-229
OTHE Mark Volum RESIS Mark	into code form, and then rearii Syzbol & Decription All resulter RS Symbol & Description Terminal (HEADPHONE) TORS Symbol & Description Symbol & Description V PTOR Symbol & Description V PTOR State volume (1006) V PTOR State volume (1006)	to the part no. or befor Part No. HD1/8PM/CDGJ Fart No. AKN-066 Fart No. ACN-042	**	9174L532P) 9174L532P) 9174L532P) 9174L5367A 9174L5367A 9174L537AN
OTHE Mark Volum RESIS Mark	into code form, and the neuril Symbol & Description All reactors Personal & Description Terrand (REA_DHIONE) THE ALL	to the part no. or befor Part No. HD1/8PM/CDGJ Fart No. AKN-066 Fart No. ACN-042	** ID43, ID44 ** ID47, ID45, ID49 ** ID22 ** ID35 **	9874L53299 9874L53299 9874L532974 9874L53874 9874L53874 9874L53674 9874L53674 9874L574A 11884L574A 1188415991L 1189512991L 1189512991L 1189512991L 1189512991L 1189512991L
OTHE Mark Volum RESIS Mark LED : SEMIC Mark	into code form, and then rearis Expended Demonstriae All reaction All reaction RS Sendon's Demonstriae Terrand (IPEADPHONE) Terrand (IPEADPHONE) TORS Symbol's Demonstriae VINTOT Bittle valence (ISEA) Assembly ORGUETOR Symbol's Demonstriae Assembly ORGUETOR Symbol's Demonstriae Symb	In the pert no. or before Part No. NOTIFIED COCU Fact No. AKN-056 Fact No. AKN-056 Fact No. ACK-050 Fact No. ACK-050 Fact No. ACK-050 Part No. ACK-050 Fact No. ACK-050 Part No.	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A
OTHE Mark Volum RESIS Mark LED : SEMIC Mark	into code form, and the neuril Symbol & Description All reactors Personal & Description Terrand (REA_DHIONE) THE ALL	In the part no. as before Part No. HD16PM COCIJ Part No. AKN-056 Part No. ACC-402 ACK-402 ACK-402 ACK-403	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A
OTHE Mark Volum RESIS Mark LED SEMIC Mark	into code form, and the nearth Symbol & Devertation Portrol & Devertation All reactions All reactions Terminal (In EAC PHONE) me Assembly TORS Symbol & Orenipolism Symbol & Orenipolism VITOR & Symbol & Orenipolism VITOR & State values (ISSO Assembly VITOR & Symbol & Devertation VITOR & VITOR & VITOR & State values (ISSO Assembly VITOR & Symbol & Devertation VITOR & VITOR	In the pert no. or before Part No. NOTIFIED COCU Fact No. AKN-056 Fact No. AKN-056 Fact No. ACK-050 Fact No. ACK-050 Fact No. ACK-050 Part No. ACK-050 Fact No. ACK-050 Part No.	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A
OTHE Mark Volum RESIS Mark LED SEMIC Mark	into code from, and the neural Special	In the pert no. or before Part No. NOTIFIED COCU Fact No. AKN-056 Fact No. AKN-056 Fact No. ACK-050 Fact No. ACK-050 Fact No. ACK-050 Part No. ACK-050 Fact No. ACK-050 Part No.	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A
OTHE Work Volum RESIS Mark LED SEMIC Mark Switce SWITCE	into code from, and the nearth operation of from provided from provided from provided from provided from the following from the	In the pert and a before Part No. AD1/APM COOJ Fact No. AKN-256 Fact No. AKN-256 Fact No. ACK-442 ACK-442 Fact No. AEK-355	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A
OTHE Mark Volum RESIS Mark LED SEMIC Mark	into code from, and the neural Special	In the pert no. or before Part No. NOTIFIED COCU Fact No. AKN-056 Fact No. AKN-056 Fact No. ACK-050 Fact No. ACK-050 Fact No. ACK-050 Part No. ACK-050 Fact No. ACK-050 Part No.	** IDEA, IDEA ** IDEA, IDEA ** IDEA, IDEA **	9874L532PI 9874L532PI 9874L5387A 9874L5387A 9874L5387A 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374N 9874L5374A

SWITCH					h Assem	bly	
Mark	Symbol	Description	Fart No.	SWITC	H		
**	BYI		ASR-084	Mark	Symbol	& Description	Part No.
CAPAC				•	* S1	Push eversh (RESET)	SULLINE
UAPAC Mas		Description	Fart No.			or Assembly	
MAK				OTHE		Assemoly	
		C8 C14, C16 C18,	CK0YX104M25				
	C26, C21	, C30, C37, C39, C40 - C51	OCCCH151JS0	Mark	Symbol	& Description	Part No.
	C36, C86		CCC5L12150		Seeker !	SOFT TO ARTHUROUS SUDT	AKE ORE
	095		00051220/50		Sentre 3	× 10	88230F100FZH
				lass 0		nector Assembly	
	C26 C35, C6		OCC3L221J50			mector Assembly	
			CEASOIGNISO CEASOCOURS	OTHE	259		
	CI CK, I	28, C32, C37, C36, C56	CEASIOMIZS CEASIONING	Mark	Symbol	& Description	Pert No.
	CIS		CSAS102MS	_	Socker I	5(P)	AXP-068
							100 000
	053, 054		OTAS221M18	Key E	toard Co	nnector Assembly	
	C57, C64	C83	CEAS470M10	SEMIC	ONOUC	rons	
	C2, C3		CEASATEM16 CKCYR107K50	Mark	Sumbol.	& Description	Part No.
	C23, C24		CKCYETOXKSO		e D19 - 6		RD6.1ER
					# D19 - 0	111	HD6,1E8
	C58		CKCYESSIK50	OTHE	RS		
	C31, C64		CKCYF223250	Must		& Description	Part No.
	C222		CKCYF473Z50 CDMA472J90	Mark			
	CH		COMARRANO		DIN soc	ket (13P)	AX9-074
				Key Board Assembly			
	OSS CEAS33195 CIS CEAS231910						
	C/6		CCCH101/60	SEMI	CONDUC	TORS	
	C59, C81		CCD5L121J50	Mark	Symbol	& Description	Furt No.
				-	U1		aF040718C
RESIST	rons				U2		TC40H387P
Mark	Symbol	Discription	Port No.		U3		SN74LS145N SN74LS174N
	B17 B5	B 876	MARS DODGE	-			SNIMESTAN
					LD1		AEL-421
	Other re	enore	RD1/8FM CODJ		D1 - D	3	2-1K261
отнев				SMITC	HES		
Meri		Description	Part No.	Mark		& Description	Fort No.
-	IC mode		AKH 018			Tect pwitch	ASQ-161
	IC social		AKH-024			Soft push switch	AZS-010
	Termine		AKN-205				
	Terresina		AKN-207	CAPA	CITORS		
		ME (DATA RECORDER)	AKF085	Mark	Symbol	& Description	Fort No.
		er (DUTPUT 3)	AKTORS		C3 - CI		CKDYX104M26
		(AP) (PRINTER)	AKE-082		CI	47 ₈ F/18V	CEAS470M18
		(OF) (FROMMEND NALOT)	AKP-088		C2	180a F/50V	CCDSL181J50
	XI N	PRINTED PRODUCES	ASS-044				
	32	eeravus rasonatev	A55-043	RESIS			
				Mark	Symbol	& Description	Pert No.
	Screw 3		BEZ30F100FZX		RP. R1		RD1/4FM222J
	Screw 3	. 8	VBZ30F090FZK		81 - B	8, R10	RDI/4FM472J
Screw 4 x 9		VBZ40F080FZK					



10.ADJUSTMENTS

1. G Overlay Adjustment

2. R · B Adjustment

3. Horizontal Position Adjustment

4. Color Subcarrier Frequency Adjustment 5. Color Subcarner Suppression Adjustment.

6. Black Level Adjustment

7. Switching Spike Klimination Adjustment

8. Hue Adjustment

9. Confirmation by Check ROM




Fig. 10-1 Adjustment point

- 10.1 G OVERLAY ADJUSTMENT 1. Connect the measuring equipment outlined in
- Ew 10-2 to PX-7 2. Set the monitor TV to RGB input. 3. Switch the PX-7 power on, and then with the
- initial message on display (see Fig. 10-3) press the return key 4. When the next message is displayed (see Fig.
- 10-4), press [1] to select MSX+P-BASIC. 5. Connect a digital voltmeter to TP-3. 6. Run the sample program given in Fig. 10-5 for output of color bars on the TV screen.
- 7. Turn VR104 fully clockwise. 8 Adjust VR103 to obtain the green color ban arrangement shown in Fig. 10-6.
- 9. Then slowly turn VR103 counter clockwise. and record the TP-3 voltage A when noise becomes apparent in the bars
- 10. Next turn VR103 slowly clockwise, and again record the TP-2 voltage B when noise becomes ennarent in the bars 11. Finally adjust VR103 to obtain the TP-3
- voltage which is half way between voltages A



Fig. 10-2 Connections



Fig. 10-3 Message 1

P-BASIC Version II.1 Organic 1985 by PIO *** BASIC WODE SELECT *** [1] MSK BASIC + P-BASIC 121 MEX BASIC PUSH (1) or (2)

White characters on blue background Fig. 10-4 Message 2

- 20 SCREEN 2 COLOR & . O 30 FOR X-Ø TO 255
 - LINE (X, 95) (X+15),
 - 191), X/16, 5 F MEXTE
- 60 FOR X-Q YO 265
- STEP 16
- LINE IX (I) ... IX st DN
- 99 GOTO 90
 - Fig. 10-5 Sample program



Fig. 10.6 G overlay adjustment



10.2 R-B ADJUSTMENT

- 10.2 R-B ADJUSTMENT

 1. Connect a digital voltmeter to TP-6.
- Connect a digital voltmeter to TP-6.
 Adjust VR104 to obtain the color bar arrangement shown in Fig. 10-7.
 Sjowly turn VR104 counter closkwise, and re-
- cord the TP-6 voltage C when noise becomes apparent in the color bars. 4. Next turn VR104 slowly clockwise, and again
- record the TP-6 voltage D when noise becomes apparent in the bers.

 5. Finally adjust VR104 to obtain the TP-6 voltage which is half way between voltages C and D.



Fig. 10-7 Adjustment

- 10.3 HORIZONTAL POSITION ADJUSTMENT

 1. Press the COMP key to display the computer
 mode screen with the color har output (see Fig.
- 10-7).
 2. Then press the SUPERIMPOSE key to obtain a composite display. Compare the color bass in this composite screen with the color bass in the previous computer mode screen, and adjust VRIDZ during the composite screen display to keep the color har displacement in the horizontal direction within the width of the sarrow

color bar (see Fig. 10-8).

(Migrator TV screen same as in R-8 adjustment)



10.4 COLOR SURGARRIER FREQUENCY

- 10.4 COLOR SUBCARRIER FREQUENCY ADJUSTMENT
- Connect a frequency counter to TP-7.
 Set the monitor TV to video input.
 - Set the moment I v to visit input.
 Run the sample program shown in Fig. 10-5 for output color bars on the TV screen.
 - After first pressing the SUPERIMPOSE key to switch PX-7 to composite screen display, press the COMP key to switch to computer mode.
 - the COMP key to switch to computer mode.

 5. Adjust TC101 to obtain a reading of 4.433600 MHz 120Hz in the frequency counter.

10.5 COLOR SUBCARRIER SUPPRESSION ADJUSTMENT

Adjusting with a vectorscope

1. Switch to computer mode (by pressing the

COMP key).

2. Connect the vectorscope as indicated in Fig.

 Adjust VRIO6 so that the origins a and a' of the two reflected burst vectors coincide with each other (see Photo, 10-1).

Adjusting without a vectorscope (rough adjustment)

1. Connect an oscilloscope to the VIDEO OUT
terminals with the PX-7 in computer mode.
Observe the video synchronizing signal.

 Adjust VR106 to minimize the carrier which is superimposed on the video synchronizing signal (see Photo, 10-2).



Pig. 10-9 Color subcarrier suppression adjustment



Photo: 10-1



Maria Maria

Photo, 10-2 10.6 BLACK LEVEL ADJUSTMENT

 Press the SUPERIMPOSE key to switch to composite mode.
 Check that the external video signal output level lies within the 1Vp-pt-10% range.

 Adjust VR105 to align the internal black level shown in Fig. 10-10 with the external pedestal level (center of switching spike).





10.7 CHETCHING CRIVE ELIMINATION

- ADJUSTMENT 1 Switch to composite mode and observe the
- VIDEO OUT terminal output in an oerillowone. 2. Adjust VR109 to minimize the switching spike in the composite video signal (see Fig. 10-11).



Fig. 10-11 Switching spike all minuface educatment

burst point.

10.8 HUF ADJUSTMENT Proceed with this adjustment only after the nower has been on for at least five minutes. Adjusting with a vectorscope

- 1. Press the SUPERIMPOSE key to switch to composite mode.
- Enter the COLOR 4.4.4 input, and press the
- return key to obtain an elibbue screen Adjust VR101 (0 ~ 0' ≤ 2") so that the blue hue output obtained from the computer is symmetrical about the U axis as indicated in Fig. 10-13, and make sure that the external steroil burst is fully coincident with the vectorscope

Adjusting without a vectorscope (rough adjustment) 1. Press the SUPERIMPOSE key to switch to com-

- posito mode 2. Enter the COLOR 4,4,4 input, and press the re-
- turn box to obtain on all blue concer 3. Connect an LD to VIDEO IN. advast operating mode to STILL, and adjust VR101 to obtain a stable blos color in that cores








Fig. 10.12 Hue adjustment

11. INSPECTION ROM INSTRUCTION MANUAL

11.1 GENERAL OUTLINE

The PX-7 Inspection ROM Cartridges are jigs designed to efficiently analyze Palcom PX-7 (RK1) HB/HE failures. The two types of eartridges employed are:

- A. INSPECTION 1 FOR PX-7(BK) (UK(HR) HEI) VERSION
- R. INSPECTION 2 FOR PX-7[BK] (UK[HB/ HEI) VERSION These two cartridges are used in the following TENY.



- [1] Connect the display unit to the PX-7 and switch the power on with nothing loaded in the cartridge slot. Check that BASIC is started up (with output of the mitial display which then switches to the BASIC mode select display), After selecting a mode by keyboard input, key in a suitable character to check for normal key input. If key inputs are normal, switch the power off, and insert the INSPECTION 1 curtridge into the cartridge slot in the front of the unit to commence the test 121 If BASIC fails to start, open the bonnet and
 - remove IC13 (P-BASIC ROM) from its IC
- socket. Repeat the start procedure to see if BASIC will start up or not. (The BASIC mode select display is not obtained in this case - the same display as when MSX BASIC is selected (push key [2]) is obtained instead), If BASIC is started, replace the defective IC13 compo-
- 131 If BASIC still fails to start with IC13 removed re-insert the component into the IC socket and load the INSPECTION 2 cartridge in the cartridge slot in the front of the unit to commence the test

11.2 INSPECTION 1 The INSPECTION 1 program consists of BASIC (including P-BASIC commands) and machine

language programs, and is located in 8000H thru RFFFH (16K bytes) in slot #1 (in front panel). * Inserting the program in SLOT #3 (in year nanel) results in "syntax error" and failure to operate normally.



Fin 112 Memory man Ill The basic mode consists of MSX-RASIC and P-BASIC mode being selected by pressing key

[11] If key [21 is pressed to select only MSX. BASIC mode, the screen mode keys (SUPER-IMPOSE, VIDEO and COMPUTER) cannot be used, and the system control test (6) cannot be executed. All other tests, bowever, can be [2] There are seven tests (0) thru (6). The desired test is selected by pressing the numerical key corresponding to that test on the menu screen

[3] When a test (1) thru (6) is executed, the program returns to the mens screen upon completion of the test, or when the SPACE key is

[4] The aging test (0) consists of a loop test executed in the following sequence:

- RAM test -- ROM test -- V-RAM test -- video test -- spand test

To quit this loop and executed another test. either press the RESET button to return to the BASIC MODE SELECT menu, or press the

CTRL and STOP keys to execute a program break, followed by re-executing by propring the (PS) key (RUN ...). (5) The CTRL + STOP . SUPERIMPOSE

VIDEO , and COMPUTER keys are vand anywhere within this program while it is being run.

* Note, however, that the screen mode keys are only valid when the rescustion described m [1] is observed.

[6] All tests proceed in accordance with messages displayed on the screen.




Fig. 11-3 Menu

Test Details

(0) Anion Test

IRAM TESTI 00H, 55H AAH, and FFH data is written within the COOOH thru DEFFH and 8000H thru BEREH RAM address ranges, and the written data is

subsequently checked to see that it matches the * Since the E000H thru FFFFH address range forms the BASIC work area, it cannot be

checked by this test. The INSPECTION 2 cartridge must be used if a check is desired. IROM TEST

1. The total sum of data in all widrower (0000H) thm: 7FFFH) in the MSX-BASIC ROM (IC12) is checked to see that it comes to 2DH (check

sum, or addition of all bytes excluding curry). 2 The total sum of data in all addresses (4000H thru 5FFFH) in the P-BASIC ROM (IC13) is checked to see that it comes to FFH.

IVRAM TESTI

used if a check is degreed

00H, 55H, AAH and FFH data is written within the 3800H thru 3A98H VRAM address range, and is then compared with the read data.

* Since the screen settings would be destroyed, it is not possible to check all addresses by this test. Again, the INSPECTION 2 cartridge must be

(VIDEO TEST) First the 16 color bar, and then "all white", are displayed on the screen.

(SOUND TEST) The L channel, R channel, and center sounds are

generated in that order

(1) Video Test

The "16 color bar", "16 half bar", "all white". and "all blue" screen displays can be selected by numeral key input. This test is used in video system adjustments.



Fig. 11-4 16 color box



ame color arrangement as in the 18 color built

Pig. 11-5 16 half ber

(2) Sound Test

Testing of the following keys.

[11] L. channel [2] R channel

[3] Center (PSG) [4] Center (PPI)

[5] MUTE OFF NOTE 1

[6] Center (FILTER) Center localization out-

cycles from 1 kHz to 10 kHz. 28 kHz and back to 1 kHz. Melody play [7] Melody

PSG(IC5) B ch. (PIN 3) output check

PSG(IC5) C ch. (PIN 38)

PSG(IC5) A ch. (PIN 3)

PSG(IC4) SOUND (PIN

External audio input mut-

put frequency changed in

output check

10) output check

(Low volume level)

(3) Controller Test

Testing of CONTROLLER 1 and CONTROLLER 2 port. Consect FX-JYS to the selected CONTROLLER

1. The graphic characters shown in the accompanying diagram are shifted (and leave a traff) depending on the direction of the grap (but cannot be moved beyond the edge of the acreen).



Fig. 11-6 Controller test

2. A been sound is generated when trigger A (orange button in ton of grip) is pressed, and the graphic character color is changed sequentially from COLOR 1 thru COLOR 15

3. When trigger button B (grey button in the main unit) is pressed, a lower pitch sound (than the above beep sound) is generated, and the background color is changed from COLOR 1 thru COLOR 15. The graphic characters displayed on the screen are cleared at this stage and returned

to the center position, * Since the graphic characters cannot be distinguished if the character and background colors are the same, change either color by tripper

operation. (4) Printer Test

Output of the following characters to printer or CENTRONICS CHECK BOARD * If the CENTRONICS CHECK BOARD is used, ASCII codes 20H thru 7AH are shown in hinary. !"#\$\$\&\\)*+.--.(0123456789::(*)? @ABCDEFG HUKLMNOPQRSTUVWXYZ [/] __ abodefghij

(5) Cassette Test Save data on cassette tape, and then load the

tape and compare the data. (6) System Cont Test

[1] SYSTEM CONT1 (SD-26) Switch the INPUT selector to the TV post-

tion by remote control, and change the channel upwards. · Do not change channels unwards if no external video ganal is anolied to the PX 7. · Execute the remote control operation via

SD-R5 (RGB pack)/ZE (see I/M for connection details). [21 SYSTEM CONT2 (LD:1100) [3] SYSTEM CONT3 (LD-700) Activate the LV player, search for frame

1000, and then "sten forward". *Use CAV due

NOTE 1 This MUTE OFF test must be done in COMPUTER mode, in case the picture is unstable because of the asylicbronbus (SUPERIMPOSE MODE, VIDEO MODE), push the COMPUTER key to recover the normal picture.

CPU Ass'v (AWP-022) TP1 Thru TP4 Functions

Description of the functions of TP1 thru TP4 mounted on the PX-7/HB, HE CPU ass'v (AWP-022) and the associated jumper-land JPA thru JPD).

- · Under normal conditions, respective soldering of JPA thru JPD forms bridge short circuits where the MSX-BASIC ROM and 32K byte RAM become slot #0, and the front cartridge slot haromer slot #1
- · That is, after the power is switched on or after the RESET switch is pushed, the CPU is started up from slot #0 0000H address, resulting in the MSX-BASIC ROM being selected and taking
- control of operations . If the ROM, RAM, and internal LO are normal the initial display will ennear on the arreen to enable key inputs under MSX-BASIC control. If an abnormal condition exists, however, resulting in runaway status or suspended operation, it will not be possible to detect that condition

while under MSX-BASIC control.

- · In this case, if the inspection 2 ROM made ready when the power was switched on or the RESET switch pushed can be activated and various checks executed, the location of the abnormal
- condition can be determined . In this ass'v, slot #0 can be reverted to the front cartridge slot and slot #1 to the MSX-BASIC ROM and 32K byte RAM by removing the solder from JPC or JPA, and from JPB or JPD.
- thereby enabling activation of the inspection 2 ROM mounted in the front certridge. · JPC/JPA and JPB/JPD have been mounted on the top and bottom of the ass'y for handling working top the front, or the JPC/JPD solder

MEXICATION MOM SLOT

when working from the bottom



Pin 11-7 Place and circuit elegram



11-3 INSPECTION 2

INSPECTION 2 is an 8K byte program consisting entirely of machine language, and which is activated by inserting the program in 0000H thru 1 FFFH in slot #0 (in front of unit) by the slot #0/slot #1 switching described above under "CPU Ass'v TP1 Thms TP4 Functions"



Fig. 11-8 Memory map

Connections

· Connect the RF, VIDEO, or RGB output to the · Connect the FROM PC terminal on the CEN-

TRONICS CHECK BOARD to the PX-7 PRIN-TER terminal by using MSX printer cable. . Connect a +5V power supply by using the alli-

gator clips connected to the TO 1F terminal on tise CHECK BOARD * This +5V may also be supplied from the PX-7

Switch the CENTRONICS CHECK BOARD SINGLE/CONTINUE selector to the SINGLE position

* SINGLE Test executed in single steps each time the STEP button is pressed CONTINUE . . . Tests executed continuously

in succession - useful in aging test · After first removing the bridge connecting JPA to JPB (repaired from the component wife) or

the brudge connecting JPC to JPD (repaired from the soldering side) connect TP1 to TP3 and TP2 to TP4 to interchange slot #0 and #1.

Insert the INSPECTION 2 cartridge in the front panel CARTRIDGE slot

· Adjust the VOLUME and MIXING LEVEL controls to the central positions to ensure that the sound output is at an audible level. After completing these settings, switch the PX-7 power on to proceed with the tests listed in the

Test Flow

Test results can be checked by display, sound output, and LED lamps. Therefore, if one of the functions fails to operate, checks can still be executed by using the remaining functions.



Fig. 11-9 Connections



Pig. 11-10 Test flow-chart

[STEP 1] Sound Dutput and LED Lamps

- · When the power is switched on, a continuous tone is remembed by the PSG (and continues
- until the title is displayed) . The D0 thru D7 LED pattern changes as shown in the accommension disgram such time the
 - CENTRONICS CHECK BOARD STEP button is

/ ● — LED-on

	/O rei	2-orly
	67 08 06 04	00 02 01 00
STEP FUEH		9999
STEP PUSH		•000
STEP PUSH	d d d d	4 4 6 6
STEP PUSH-	-6666	
# STEPPUSH-	-6666	

Fig. 11-11 Sound output and LED larger

ISTEP 21 Title Display

- · When the STEP button is pressed smin after completing STEP 1, the title is displayed on the arrown (see accommunities disagram), and the PSG tone is stonned
- Operation of the basic sections and the CPU, PSG, VDP, and PRINTER PORT statuses are checked by the above steps.

BORDER COLOR - Over



See for 11-14

ISTEP 31 PPI Test

(STEP 4) Rem Test


- . The RAM test is executed with the RAM area divided into four parts.
- First, the area used as program work area is checked by tests (\$) and (\$). Tuble 11.1

3) 8000-90FFH TEST	© COSO-COFFH TEST	WORK AREA ADDRESS
OK	OK	8800~80FFN
OK .	NO	8800-80FFH
NG	OK.	CB00-CDFFH
NG	NG	GAN T CONTINUE



- - TEGS TO VIRAM TEST
 - Fig. 11-13 RAM tost

59



PX-7

 The RAM used in the PX-7 consists of four 16K X 4-bit D-RAMs to provide 32K bytes of RAM ares from 8000 to FFFFH.
 These four D-RAMs are allocated in the follow-

ing way.

•	Table 11-2		
1	9015	8000 thru SFFFH	District Oil
- 1	1018	8000 thru SFFFH	O4 thru 07
1	1015	COOR DAY FFFFH	00 thru 03
4	IC19	COSO thru FEFFIN	Ot thru 97

 That is, the RAM ares 8000 thru BFFFH is formed by the IC15/IC18 pair, and the C000 thru FFFFH area is formed by the IC16/IC19

thru FFFFH area :s formed by the iC16/iC19
pair,

A work area can thus be secured as long as one
of the above pairs is operating.


 If both pars are NG, however, subsequent tests cannot be executed. The CAN'T CONTINUE message appears on the screen, an accompanying tous is generated, and the program is halted. Rather than a defect in the RAM steell. NG condi-

Rather than a defect in the R.A.M steelf, NG conditions are usually due to a failure in the access stage. Therefore, when checking the circuitry, check that RAS, CAS, WE, OE, ADDRESS LINE, and DATA LINE are all normal. An accessing failure will certainly be the most


LINE are all normal.

An accessing failure will certainly be the most likely cause if the CAN'T CONTINUE condition occurs.

OWORK AREA TEST! BOOD shou BOFFH dets AAH n 805 F> 5 - OK perper 5 - NG nation



Write and read DOM.



(STEP 5) V-RAM TEST

- · The V-RAM test is executed without dividing the V-RAM address 0000H thru 3FFFH 16K
- byte area · Since the display changes during the test, the OK/NG display is not shown until after the
- check has been completed. If a NG output is obtained at the 55H stage of the test, the program proceeds immediately to the ROM TEST.

VRAM TEST

65 - NG surpur

95 - OK/AA - NO

Fig. 11-17 V RAM test flow shart (STEP 6) Rom Test

. The ROM TEST is divided into the P.RASIC ROM TEST (2) and the MSX-BASIC ROM TEST OF

1. Check to see that P-BASIC ROM address 4000. 4001, 4010 thru 4012H data is as shown in the following table

Table BRASIC ROM address date Cota (Hovedoveni

4000H	41	A
400114	42	
4010H	50	P
4011H	46	N
6012H	62	R

5FFFH is summed (addition of all bytes with no carry), and a check is made to see that the sum ROM TEST

P-BASIC ROM 4000H deta

idea 41H

PRACTIC BOW 4000H

SEFFEH data address

CHECKEN OF THE

To MEX. BASIC TEST

CHECKSUM-NG output

VERIFY-NO MOVE

PX-7




Fig. 11-19 MSX-BASIC ROM 160

0000 -

 END is displayed on the screen when the ROM test is completed, and the program returns to the same output tone and LED pattern as in the bestimms.



Fig. 11-20

Fig. 11-20 MSX-BASIC ROM test



Table 11-3 Inspection 2 test flow INSPECTION 2 TEST FLOW

160 P-0e

Output of Reput Test Description CENTRONICS CHECK BOARD LED PATERN SOUND OUT DISPLAY OUT D7 D6 D5 D4 D3 D2 D1 D0 STEP PUSH Normal CRIT CRIT parigheral carpying corp. STEP PUSH STEP PUSH 0000 the governoed tone and STEP PUSH LED pattern changes actrorr someo and VDP opera-Background color 81er Foreground color Where Title PX-7 SELF TEST STEP 3 PPI TEST (1) 54H and 00H data None testang 0000 to PPI, write, read, and When result at CIK *○ ◆ ○ ○ 0000 1 - 06 When could in NG 10 a a a 0.0.0 1 - NO NESP "Meering of LED gazzens. eted when result in MG Test ro. Ten result Now terping +--0 0 0 0 → Test No. 1 Ourset of result ---- O Lor-NG - ○ ◆ ○ — Test No. 10 • O • • -- Test No. 11 (Renery Explay) All steps described below are executed to this sequence (2) Check that edding MI 4000 thru 7FFFH .000 0000 When result is OK 0 0 0 0 0000 When result is NO 2_ NO us 4000 thru 7FFFH New testano 0000 When result is Cit 0 0 0 . . 3 - 06 When result is NG O . . . 0000 2 - NO STEP PUSH Now seasing 0.00 • 0 0 0 4-When result is OK ○ ● ○ ○ 0 . 0 0 4 - 06

O . O O A-NO

9107

When made is NO. O . . .

Tost Descriptors	Output of Result			
Description	CENTRONICS CHECK ICARD	LEDPATERN	DISHLAY OUT	SOUND OUT
STEP4 RAM TEST	STE: PUSH			
(5) Weire, read, and verify	New triting • 0 0 0	0 • 0 •	RAN TEST 6-	
BOFFH	When result is OK O • O O		5-DK	
	When must is NG O • • •	0.00	5 - NG	BEEP
05) Write, need, and worlde	STEP PUSH			
eddrame G000 three	New testing	0 • • 0	S-	
DIFFH	When result is CK ○ ● ○ ○	0 0	S-OK	
	When result is 20G ○ ● ● ●	0 • • 0	6 - NG	HEE
	When result is NG in both tests (50	md (6)	CAN'T CONTINUE	Continuous beep tone
(7) Write, read, and wenty	STEPPUSH			
eddrinais 8100 thru REFEH	Now turting • 0 0 0	0	L100H-RFFFH.	
811111	When result is OK ○ ● ○ ○	(Minterdital)	58 - OK (MG oppress) AA - OK (Mend cla FF - OK (Mend cla	
	When result is NG ○ • • •	• • • •	56 - NG 8100-76 56 - NG 8100-76 AA - NG 8100-76 PF - NG 8100-76	BEEP BEEP
35) Writz, reed, end entity	STEPPUSH			
eddresses C100 thru EE EE III	New arrang • 0 0 0	• 0 0 0	C100H-FFFFH	
	When result is QK ○ ● ○ ○	• • • •	00 = OK 55 = OK AA = OK FF = OK	
	When result is NG ○ ● ● ●	• • • • •	00 - NO C100 - 75 56 - NS C100 - 75 AA - NS C100 - 75 FF - NS C100 - 75	SEEP SEEP SEEP SEEP
STEPS V-RAM TEST	STEP PUSH			
(9) Write, read, and variety	New testing ● □ □ □	• 0 0 •	Charge in screen display	
V-RAM politicami 0000 thru 3FFFH	When result is OK ○ ● ○ ○	• • • •	VRAM SS - OK AA - OK	
	When result is NG ○ • • •	• 0 0 •	VAAM SG - NG	BEEP
STREE BOM TEST	STEP PUSH			

Table 11-4 Impection 2 test flow

	When result is NG	· • • •	• 0 0 0	FF - OK C100 - NC C100 - NC C100 - NC C100 - NC C100 - AA - NO C100 - FF - NO C100 - FF - NO C100 -	75 865P 75 865P
STEPS V-RAM TEST	STEP PURH				
(9) Write, read, and verify	New sesting	• 0 0 0		Change in screen display	
V-RAM polynom 0000 thru 3FFFH	When result is OK	0 • 0 0	• • • •	VRAM SS - OK AA - OK	
	When result is NG		• 0 0 •	VAAM S6 - NG	BEEP
STERS ROM TEST	STEP PUSH				
(16) Yerlly P-BASIC ROM	Now restree			ROM YEST	

. . . . FRASIC VERIEV - OK When mouth is QK O • C O CHECKSUN - OK VERIFY - NO When result in NG C . . . ster DHECKSUM - NO RESP STEP PUSH DATE Manufacture MARKET RASIC ROM data Now testing .000 PRASIC

check sum VHBIPY-OK When result is QK ○ ● ○ ○

CHÉCKSUM - OK VERIFY - NO When result is NG () ottr

Countermeaures to be Taken for Different Test Results (Analysis of Defective Positions) Step 1 & Step 2

These tests are used to check whether test result outputs are normal or not. This program employs three means of handling test result outputs — CENTRONICS CHECK BOARD LED impa, DISPLAY OUT, and SOUND OUT. The following tests can be executed as long as any one of these means is functioning normally. It all three are millinguistics—

ing, however, no further testing is possible. All three means should be functioning correctly at all times.

The likely defective positions of a failure occurs are

The likely defective positions if a failure occurs are described below. 1. CENTRONICS CHECK BOARD LED - Printer

interface NG

 Check signal between gate array (IC3) and CPU (IC1)

 Check gate array (IC3) LPTE, PSTB, and RUSYEN circuls.

BUSYEN signals

Check data latch (IC32)

Check printer comparitor

Some of the LEDs NG → PD0 thru PD7 NG
 Check D0 thru D7, IC32, and connector
 STEP button maifunction → BUSY system NG

 Check CONNECTOR (11 pin), IC45, and D1 Subsequent tests cannot be executed if STEP button falls to function.

DISPLAY OUT → VDP section, analog ass'y video system NG

video system NG

○ No output of VDP (IC2) Y, R-Y, B-Y

• Check VDP CLK

 Check rignal between VDP and CPU, and also check the gate array VDP signal
 Y. R. Y. and B. Y are OK, but no nature

Check analog ass'y video system
 Use RGB OUT if available
 Picture obtained, but is not normal

 Picture obtained, but is not normal
 Check signal between VDP and VRAM (IC20 & IC21)

3. SOUND OUT → PSG section analog ass'y audio system NG ○ No PSG (IC5) A, B, and C outputs • Check sizes! between PSG and CPU

Check signal between PSG and CPU
 Check gate array PSG signal
 Check clock input

 A, B, and C obtained, but no sound
 Check ASCL and ASCR, and theck Q10/ Q11 if NG

Check the analog aso'y audio system

4. LEDs, DISPLAY, and SOUND all NG

 Have slots #0 and #1 been switched?

Is the CPU clock (\$\Phi\$) OK?
 Is address bus A0 thru A15 norms!?
 Is data bus D0 thru D7 norms!?

 Is data bus D0 thru D7 normal?
 Check signal matching between buffer input and output, and check short/open

Are control signals normal?
 Is the front cartridege slot connector signal normal?

PPII - NG (which means 2 thru 4 are also NG)

• Check signal between PPI (IC4) and CPU

Check GATE ARRAY, PPIW and PPIR signals

PPII - OK, but 2, 3, or 4 NG
 Check PPI, PAO thru PA7, IC28, and IC11

2 - NG: Check between SLTSL2 and P-BASIC ROM (IC13) and around the P-BASIC ROM

3 - NG: Check between SLTSL1 and MSX-BASIC ROM (ICI2) and around the MSX-BASIC ROM 4 - NG: Same check as "3 - NG" if fulure in 3.

4 — NG: Same check as "3 — NG" if failure in 3, but check between SLTSLT and RAM (SC15, IC16, IC18, and IC19), and around the RAM if 3 is OK.

CAN'T CONTINUE

Check GATE

 Check GATE ARRAY, RAS, CAS, and MPX signals, and also the IC14, IC17, IC34, and IC43 signals
 NG, 7 - NG

Check IC15, IC18, and CAS2
 MG, 8 - NG
 Check IC16, IC19, and CAS3

If 5 is OK but 7 NG, or if 6 is OK but 8 NG etc, a defective RAM is the likely cause. If the higher order bits are abnormal due to change in read data when NG, check IC18 and IC19, or if the lower order bits are abnormal, check IC15 and

Step 5
Check signal between VDP and VRAM (IC20 and IC21)
Step 5

 NG
 STEP 3 Is PP12 OK? See STEP 3 if NG, and check P-BASIC ROM if OK


ROM if OK

OK


11 - NG


• STEP 3 is PPI3 OK? See STEP 3 if NG, and check MSX-BASIC


12. BLOCK DIAGRAM



1103







13. CIRCUIT DESCRIPTION

13. 1 BLOCK OIAGRAM DESCRIPTION • TOTAL CPU

CPU (Central Processing Unit)

- LH0080A (Z80A equivalent) (3.58MHz clock frequency)
- 1 WAIT generated during instruction fetch (M1) cycle

Mode 0, 1, and 2 interrupt processing from INT pin possible (without using NSII) Interrupts include

 Interrupt for each single feed scan from VDP (50th: cycle)
 Interrupt when external video signal is switched off in superimpose or video mode
 Interrupt from external device via custodize

2. ROM (Read Only Memory)

- 32K bytes masking ROM (VM-2301-23908 used as built-in MSX-BASIC interpreter (UK version)
- as built-in MSX-BASIC interpreter (UK version)
 8K bytes masking ROM (PDSO31) used as built-in extension P-BASIC interpreter BOM. Substitute EP-ROM (MSL2784X-213)

Total ROM area of 40K bytes

- 3. RAM (Random Access Memory)

 32K hytes RAM
- Four 16K × 4-bit D-BAMs (MB81416-12 or M6M4416P-15) used as RAM
 VOP, V-RAM, and RF MOO
- TM89129NL (PAL system color difference signal output), 16K bytes V-RAM
 Two 16K X 4-bit D-RAMs (TM84416-15NL or M5M4416p-15) used as V-RAM
 256 X 192 dots 16 color display (Including
- transparent, black, and white). 32 sprine (dynamic pacture) pattern generation possible.

 5. Volto Circuit and Interfere
- RGB (TTL level digital output) and PAL composite output and RF output are generated from VDP color difference output, and combination with external composite input signal (three modes: supremouse; vince, and comusier)
- 6. PPI (Programmable Peripheral Interface)

 MSL8255AP-5 with three built-in 8-bit I/O ports
- Mode A used with PAO thru PBT, PCO thru PCT)
 Mode A used with PAO thru PAT set as output,
 PBO thru PBT set to input, and PCO thru PCT set
 to output.

 PAO thru PA7 allocated to slot selection, PBO share PB7, PC0 thru PC3 and PC6 to keyboard I/F, PB4 and PB5 to data recorder I/F, and PC7 to sound output

Keyboard Interface Output of scan signals to keyboard key matrix,

and input of key sepat (return) signal
 Number of connector cable lines reduced by transferring scan output and key input signals.

8 PSG (Programmable Sound Generator)

- YM-2149 with three sound output channels A, B, and C (8 octave and 1 noise output) and two 8-bit I/O ports (IOA0 thru IOA7 and IOB0 thru IOB7).
- IOA0 thru IOA7 used as input ports and IOB0 thru IOB7 used as output ports
- IOA0 thru IOA5 and IOB0 thru IOB6 are used as control 1 and 2 L/D; and IOA7 is used as data
 - Other ports are not us

9. Audio Data Interface

- Data recorder data input/output and motor control
- CONVENION OF right channel sadio data signal from CPE (Computer Program Encoded) due to
- TTL levels

 11. Muting Control, Sound Mixer, and Interface.

 Allocation and mixing of FSG outputs A (conter), B (Sci channel), C fright channel), PFI SOUND output (center), and cartradge slot SUNDIN) input (center), and cartradge lot SUNDIN) input (center), and removal of unwanth.
- ed harmonic components by LPF. External audio inputs (with independent left and right mutting onloff switching by muting control) plus mixed audio and speaker outputs are also obstained.

12. System Control Interface

 PIONEER's standard remote control devices and LD-1100 remote control interface

13 Printer Interface · S.bit. narallel printer interface in conformity

with CENTRONICS medifications 14 Cartridge Slots #1 (Front) and #3 (Resr)

· Connector for MCV contrides - input increase of MSX simals via 50-pin cartridge connector

16. Power Supply +5V, +12V, and -12V regulated voltages from

220/240V AC 50/60Hs input Current limiting of monisted outputs to protect cartridge from destruction by incorrect shorting

- ANALOG ASSIV

A. Widoo Signal Circuits

1. Buffer 1 Buffer symplifier for external video sizeals

applied via the valor most terminal

2. External Synchronizing Signal Separator Separation of the vertical and horizontal conchronizing signels so a composite synchronizing signal from the external video signal.

3. Internal Synchronizing Signal Separator Separation of the vertical and horizontal synchronizing signals as a composite synchronizing signal from the VDP (TMS8129) Y (luminance) signal

4. Vertical Synchronizing Signal Separator Circuits. 182 Separation of the vertical synchronizing signal

from the composite synchronizing signal separated from the external video and VDP Y signals.

5. Bendpass Filter Extraction of the chroma signal from the external video signal. (The chroma signal is muted by Q103 when in computer picture mode.)

6. Phase Shifter

Adjustment of the burst phase of the external video signal at the video switching circuit to match the computer picture color phase reference.

7 Color Subcarrier Generator Circuit The color subcossing generator great appoints

of a quartz resonator PLL circuit, and in superimpose mode, it is used to form a continuous color subcorner by synchronizing with the color synchronizing signal (color burst) in the external video same! The color subcorrier (4 433618 MHz) is used as the carrier (two signals 90° out of phase with each other) for the carrier color suppl modulator

In computer picture mode, PLL operation is stopped and the color subcarrier frequency becomes the free-ruoning frequency. This carrier is also used as the reference clock for the synchronizing pulse

8. Horizontal Synchronizing Signal Processing The horizontal synchronizing signal processing circuit consists of a PLL circuit to form a pulse

(15.625kHz) signal synchronized with the burizontal synchronizing signal in the external video signal when in superimpose mode. This nulse signal serves as the reference signal for the VDP clock (10 6MHz) generator. The horizontal synchronisetion admitment control (VR102) is used to adjust the free-minning frequency and it carefule of a certain degree of horsiontal position adjustment if within the PLL current lock range. This pulse rienal is also used as the PAL pulse for control of the PAL switch in the color subcarrier generator cercuit in both computer and superimpose modes.

9. Loop Fifter and VCO This circuit consists of a PLL circuit together

generalor.

with the frequency divider and phase comparator in the synchronizing pulse generator which forms part of the 10.6MHz VDP clock generator for the CPU ass'v. The synchronizing pulse emerator consists of

10. Synchronizing Pulse Generator

- the following blocks. (1) Horizontal synchronizing signal noise suppres-
- (2) External video signal detector (2) 10.6MHz PLL generator phase comparator and frequency divider
- (4) Reference signal penerator of 10.6MHz PLL progrator. (5) Reference signal switching circuit for the PLL
- generator and horizontal and vertical synchronizing signals used in superimpose.
- (6) Counter 1 for PAL pulse generation (7) Counter 2 for generation of the burst sate

pulse from the external/internal horizontal synchronizing signals

(8) R.SYNC circuit for generation of VDF horizontal and vertical counter reset pulses in picture superimpose mode (9) Muting control circuit for mating of the sudio

11. Matrix Circuit

The matrix circuit contains the following blocks.

(3) Y, R-Y, B-Y, buffer 1

Buffer amplifier for the computer video outputs Y (luminance signal), R-Y, and B-Y (color difference signal) from the VDP (CPU).

ass'y TMS9129).

(2) R. G. and B Matrix Circuits

Adder circuit to obtain the R. G. and B signals from the VDF Y. R-Y. and B-Y signals. The R signal is generated from the R-Y and Y signals (R matrix). The G signal is generated from the R-Y. B-Y and Y signals (G matrix). The B signal is generated from the B-Y and Y.

signals (B matrix)

(3) DC level shift circuit

The VDF B-Y signal is subject to a voltage shift
to enable detection of picture overlay flags in

12. RGB Generator

The RGB generator consists of the following blocks. (1) R.B. agnal generator The R.B. agnal generated in the matrix circuit is coverted to the R.B. agnal of the digital R.G.B agnal by voltage compension. The R.B. adjustment control (VR 194) is made up of

the comparator size adjustment volume. (2) GOVLYF signal generator. The G signal generator and the lovel-sized by Figure 2 converted to the G and OF lpitcher overlay fligh signals of the digital R.G.B signal by voltage comparator.

Composite Video Signal Generator This circuit consists of the following blocks.

(1) Buffer 3 and buffer 4 Optimization of the level of the color subcarrier applied to the earner color agnal mediulator. The earner phase is inverted in buffer 3 to correct the polarity of the carrier color signal in the earner color signal mediulator. (2) Cerrier color signal modulator, voltage regulator, and bias circuit.
The carrier color signal is generated by modulating the VDF R-Y and B-Y signals to the color subcarrier (4.43818 38Hz). The color subcarrier appreasant adjustment control (VR106) is made up of the bias adjustment volume of the control of the control of the color of the subcarrier control of the color of the color of the subcarrier control of the color of the color

color signal modulator beas circuit.

(3) Mscmg circuit and carrier color signal filter
The R-Y and B-Y carrier color signal agenerated
in the color signal modulator are combined by
a mixing circuit. Dot interference is reduced by
restricting the carrier color signal side bands by

bandpase filter.

(4) Mixing creath and Y buffer 2.

The VDP Y signal is passed through Y buffer 2.

where B is combined with the carrier color signal to form the composite video signal.

(5) Lovel shift circuit
The level of the internal video signal is shifted
to match the level of the external video signal.
(6) Burst attenuesion.

The barst period of the internal video signal During IC108 is opened while in computer mode to atternate the brarst signal to the standard PAL system barst lovel.

(T) Overlay flag eliminator

During picture superimpose mode, the overlay flag included in the VDF R-Y and B-Y color difference signals are in blank during that interval to obtain an achromatic color difference level. The white level adjustment control (VR109) is

used in this level setting.

(8) R-Y and B-Y buffer 2

Buffer amplifier for the color difference signal after level compensation at the overlaw feet

14. Video Switching Circuit

The video switching circuit contains the following blocks.

(1) Buffer 2 and clamp circuit 1

The nedestal level of the external video senal is

exactly matched with the pedestal level of the internal video signal. The video level adjustment control (VR106) is used in this level setting.

control (w.100) is used in this level setting.

(2) Video switching circuit

In computer mode, external video signal mode,
and picture superimpose mode, the video
signal is switched by the DVLVF signal (nic.

ture superimpose flag).
(3) Video amplifier
Amplification of the video switching circuit

eliminator.

.. nr.w.

15. RF Modulator

The RF modulator includes the following blocks.
(1) Buffer 5 and clamp ctream 2
The RF modulator modulation ratio is optimiz-

The RF modulator modulation ratio is optimized to ensure that the synchronization destination voltage of the video signal from the video output terminals is kept at 0V.

(2) Mixing/pre-emphasis circuit Convertion of sadto left and right channel outputs to monaural by mixing circuit, and performing pre emphasis by emphasising the

high frequency components.
(3) Limiter
The audio output level is limited to prevent

over modulation of the RF modulator.

Buffer 6 and Buffer 7
 Buffer amplifier for convention of the sudio

input impedance.

2. Low-pass Filters 1 & 2 12dB/oct low-pass filters (fo = 16kHz) for audio sarrals from PSG (YM-2149) and PPI (8255)

m the CPU ase'y.

3. L & R Muting
External audio usual mutins circuits for inde-

External audio sagnal mutting circuits for independent left and right channel muting.

4. L & R Mixing Circuits
Adder circuits using operational amplifiers

for mixing the external audio and ASC (PSG, PPI, SOUND IN) signals

Power Amplifiers 1 & 2
 Amplification of the mixed left and right channel audio signals to speaker and headphone

C. Through Switch Circuits

1 Through Below

Switching relay for output of external video and audio signals applied to the VIDEO and AUDIO INFUT terminals direct to the VIDEO and AUDIO OUTFUT terminals (through) or input to the asty processing circuits (normal). The relay consists of two plungers IPM1 and IPM2, and relay switches RY1084103 by thu 18(8) in an integrated device.

2. Driver Circuit

Driver circuit used to activate the through relay plungers PM1 and PM2 to switch RY102.

Charge Storage Circuit
 This circuit supplies the power to draw plungers

This circuit supplies the power to drive plunger PM1 and PM2.

4. Switch Position Detector

This detector circuit checks that the relay switch has been properly switched by plunger action, and feeds the result back to the rule conceptor circuit

5. Pulse Generator

 Nulse Generator
 Generation of pulse signals to be passed to the driver circuit to drive plunger PM1 or PM2 on the basis of information received from the timing circuit and the switch position detector.

6. Timing Circuit


This timing circuit is involved in setting the switching timing for the through switch, and passing a trigger to the pulse generator.

7. Rectifier

Generation of voltage for switching the timing circuit on and off.

Regulator
 Supply of power to the timing circuit and pulse generator.

Level Diagram



13.2 CPU AND PERIPHERAL CIRCUITS




Fig. 13-1 Block discrem

13, 2, 1 CPU (Central Processing Unit) The CPU (IC1) is an equivalent Z80A device

(LH0080A). 13. 2, 2 System Clock

The system clock (3,58MHz) is generated by an oscillator consisting of a ceramic resonator X1, ICS7(1/6), and ICS(1/6), and is supplied to the CPU, PSG, gate army, and cartridge slots.

Fig. 13-2 System clock oscillator

13. 2. 3 Reset Circuit

The EX.7 is initialized by this circuit when the power is switched on or when the RESET witch (S1) is resident on the CFU is reset by applying a settle-low plane. When the power is switched on, is paired to the control of time taken to charge up C1 by the leading edge of the power supply voltage is applied to the CFU. The CFU, PSC, that exerc, and settlifely obtain are reset by



MEST PART ORBERTATES OF ST CHARACTEC STOCKETS.

I GAMERY LINETING
) CE SECRETARIS MEMO FOREE IS EMITCHED OFF
PER EL GAMERING INCLEDING NOS CATE LEAK CUMPENTY
FLASS DA PROFITE TOCARDO RESTANCE COCCUNTY
THOSES FORMED FOR STALE DAYOF EMITCHINES

Fig. 13 3 Reset circuit

13. 2. 4 WAIT Circuit

The WAIT circuit linearia a TW state (I WAIT) between the T2 and T3 states in an M1 cycle (Instruction fetch cycle) to ensum ROM or RAM accessing that on the rame ROM or RAM accessing that on the RAM accessing that on the RAM of the RAM (RAM of the RAM) of the RAM of the RAM





Fig. 134 West arcus

- IC35 (1/2) intries M1 L at the leading edge of the T2 state \$\phi\$ in the M1 cycle. The IC35(1/2) Q output is thus switched to L.
- (2) The CFU reads the L level applied to the WAIT pin from the 1C35(1/2) Q output at the traiting edge of the T2 state φ, and subsequently
- generates the TW state

 (3) At the leading edge of the TW state \$\psi\$, IC35

 (2/2) latches the IC35(1/2) Q output L level by
- the D input, resulting in an L level output from IC35(2/2) Q (4) IC35(1/2) is present by IC35(2/2) Q output L
 - level, and the IC35(1/2) Q output (to WATT) is switched to H level. (5) At the leading edge of the T3 state \$\phi\$, IC35
 - (2/2) latches the IC35(1/2) Q output H level, resulting in an H level output from IC35(2/2) Q. The TW state is thus inserted.
 (6) When the slot section EXT WAIT then becomes L, the IC40 output is switched to L, resulting
 - L. the IC46 output is switched to L. resulting in the IC361/120 CL and IC36(29) FR impaisable becoming L and the IC36(29) 40 output is obtained from IC36(12) Q, and as L level obtained from IC36(12) Q, and as L level input is applied to the WAIT plu of the CFU. The L output applied to the WAIT plu of the manistained until the EXT WAIT status (switch to H) is carefully direspective of 9 and M1).

13. 2. 5 Interrupt Circuit

13. 2. 5 Interrupt Greate This circuit generates these interrupts (EXTINT INTVDF, and INTEXV) to be applied to the CPU. (1) EXTINT is an interrupt request signal applied.

from an external source via a abet.

(2) By using the VDP indexrupt function once
(2) By using the VDP indexrupt function once
(2) By using the VDP indexrupt source
(3) By using the VDP indexrupt source
(4) Experiment of the keyboard.

(7) CPU internal tumer is also activated by
this imput every 1/50th second to previse clock
sortals. The vortice is a second to previse clock
corruls. The vortice is a second to previse clock

sing inputs from the SUPERIMPOSE, VIDEO, and COMPUTER keys (unique Pronest fautures).

(3) INTEXV generates an interrupt when the external video signal is stopped during superimpose or external video mode, thereby exhibits withchis from external to interrul

Fig. 13-6 Interrupt Growt

13. 2. 6 Address Bus

Due to fan-out reasons, the sudress bus is connected directly to the ROM/RAM circuits, but via buffers 74L8367 (IC6 thus IC8) to other circuits.



Fig. 13 6 Address bus.

13 2 7 Data Rus

The data bus is connected to the various LSIs, ICs, and cartridge connectors via a bidirectional buffer 745 5265 (ICS)



Some manage accombinational physics for a manage of the desired and the state of th

13. 2. 8 Control Line

RD, WE, and other control signals from the CPU see connected to the various circuits via buffer LSSe7. DRFSH, DMERQ, and DRD are passed directly to the siot and RAM selector circuits hypassing the buffer to speed up dot selection and RAM accessing.



Fig. 12-8 Control Inc.

13. 3 ROM (Read Only Memory)

The ROMs read here include a 39K X Schot masking ROM YM-2301-23908 (IC12) with built-in MSX-BASIC (UK version) and a 8K × 8-bit masking ROM PD5031 (or EP-ROM M5L2764K-213) (IC13) with built-in P-BASIC (for extension BASIC

13. 3. 1 ROM Accessing

The MSX-ROM is allocated to addresses 0000(H) thru 7FFF(H) of slot 0 (32K bytes), and is normally selected when the power is switched on. This MSX-ROM is selected when MERQ-L. RD=L, and SLTSLO-L at memory addresses 0000(H) thru 7FFF(H) (A15-+L). And as will be described later (13.7.1), up L output from \$1.7810 is renerated automatically when the nower is switched on or when the RESET button is pressed, resulting in the MSX-ROM being selected and MSX BASIC

13. 3. 2 P-BASIC ROM Selection

The P.BASIC ROM is allocated to addresses 4000(H) thru 5FFF(H) of slot 2 (8K bytes), and is selected when a P.RASIC extension command is used or an interrupt is generated. The selection operation involves CS being switched to L when the 4000(H) thru 5FFF(H) memory is read at




Fig. 13.9 ROM circuit

Table 13-1

OTHE	75	Y	A15	2.54	W	N-gre	74500	1113	450	aR	1
4						- 1	1		X	7	1
1	3	1	- 1	-	1	1	1		4		1
×	7	A	A	4	×		×	A	1		1
		0	0	0	0	1	1		0	0	ħ
,	0				1	0		0	2	0	n
	0	9		0			0	0	0		ſ

- ROM is selected when MERQ, RD, and St.TSLO are at 1.
 - . The CRY CRY and CS12 putpet significant proposed to the CTI (6000M story TEREM) is also send in the Address more
 - "0" in this table doncess L level, and "1" decrees H

13.4 RAM (RANDOM ACCESS MEMORY)
The main RAM consists of four 16K × 4-bit
D-RAMs (dynamic RAMs) MB81416-12 (IC15.

An address multiplexer (IC14 and IC17) is used for RAM addressing purposes.




Fig. 13-10 magni rokes bridge

13. 4. 1 RAM Selection

- (1) The main RAM is allocated to 8000ff ibm. FFFFIII of 60 (52K bytes) with D-RAMs (69yamic RAMs) used as the RAM elements, Refreshing it required when D-RAMs are used, and because of restrictions on the number step. This is turn requires the use of RAS (row-address stroke) and CAS (column-address stroke) canto (saging lays sursona MEX signals for the multiplexer. These separals are generated in the girls army.)
- (2) The MPX signal is used in row/column address switching prior to passing addresses to the RAM.
- (3) Although the RAS signal is passed via a logic circuit for reasons related to the gate array, it may be considered as equivalent to the MERQ signal.
- (4) Apart from the refresh cycle, the MFX signal is switched to H level at the leading edge of the first φ (chock) after MERQ is switched to L level, and is switched to L level when RFSH is L or at the leading edge of the first φ after MERQ is switched to H.
- MERQ is switched to H.

 (5) CAS is switched to L at the trailing edge of the
 first \$\phi\$ after MFX is been switched to H, and is
 switched to H when MERQ is switched to H.





Fig. 13-11 RAM selection

13 4, 2 CAS Decoder

Since four 16K X + bit D-RAMs are used as the main RAM (consisting of two 16K byte RAM pairs with two D-RAMs per pair to make 28K bytes), the CAS agnal from the gate array (1C3) is decoded by SITSID, A14, and A15, and is subsequently divided into CAS2 and CASS generated at 8000H thru BFFF1 and COORI thar PFFF1 of 46t O.

These two agnals are then applied to the respective D-RAM near.





Fig. 13-12 CAS decoder

13. 4. 3 Address Multiplexer

A 14-bits address lines (A0 thu A13) are required to specify 16K bytes (2**) addressor. D. RAMs, however, are only equipped with address input pins for up to 8 bits (A0 thru A7). Hence, A0 thru A13 is divided into row address (A0 thru A7) and column address (A8 thru A13) with addressive constitutions of the second of the s

dressing operations being executed in two steps.

(1) Addresses are divided into row and column addresses by multiplexer controlled by the

MPX signal.
(2) In the DORAM, the row or column addresses
are identified by the RAS or CAS signal.

(3) Column addresses A8 thru A13 are two bits shorter than row addresses. The address distribution method is outlined in Table 13-2 below.





Fig. 13-13 Address multiplexer

Table 13-2 Address distributio

13.5 I/O CONTROL

13.5.1 I/O Address Occoder

If the CPU is to access a memory or I/O, either MRRQ or IORQ must become active (L). If an I/O is a created by program, IORQ becomes L, and the output from the CPU is WRF-1 if the commander of the compart of the CPU is WRF-1 if the commander over. When IORQ is L specific the CPU is than the CPU is WRF-1 if the CPU is than the CPU is WRF-1 if the CPU is than the CPU is WRF-1 if the CPU is than the CPU is WRF-1 if the CPU is the IOPQ is L specific that it is the IOPQ is L specific to the IOPQ is the IOP

changed to H. I/O access signals are thus generated at 8-byte intervals by decoding addresses AS that AT at 8-byte intervals by decoding addresses AS that AT at 8-byte intervals at 8-byte intervals AS that AS is decoded by 8-26-8-LINE decoder, AS that AS is decoded by 8-26-8-LINE decoder, and I/O access signals generated as 8-byte intervals from SBI to BFII are allocated to ench I/O. As a reveal, I/O addresses 9BII that at 9FII are allocated to the printer I/F, 98II than 9FII to the VDP, ABII than AFII to the PDP, ABII than AFII to the PDP, ABII than AFII to the PDP. ABII than AFII

PP1.
The I/O map is outlined in the table below.



Fig. 13-14 I/O Address decade associa

Fig. 13-14 I/O Address decode circuit

Table 13:3 I/O address allocation

	EW	Deals	Bermurks
ASSW	v	Data write less VRAM	TM9912994
	×	Deter rend from VILAM	agemates
43899	w		
	2.	States read	
AHAB	w	Address leads	AY-9-5900
AHAT	w	Den weic	or .
ARA2	2	Descripted	equivalent
ASSAS	v	Part A data with	82555 or
	х.	Part A detained	ogazya)cza
AHAS	w	Part S dear weig	
	8.	Pret 2 determed	
ASSAL	w	Part C data write	
	2	Part C dras read	
AHAB	w	Mode set	
4590	w	Simble output (htt)	but expe
	R	Status expet (%1)	HLZA.
ANTI	w	Price deta	back owns
shove fi	br sar		
	AMMO AMMO AMMO AMMO AMMO AMMO AMMO AMMO	ARR W R R R R R R R R R R R R R R R R R	All W Color size also W All W Color size also W Color Colo

13. 5, 2 Extension I/O Interface

The I/O address allocation is stimulated by MSX (see Table 13-3), and no other I/O can be allocated to an I/O address. If a hypothetical I/O register is set in the memory address of a suitable slot by the memory mapped I/O method, other I/Os can be set in this register. The extension I/O is placed in memory address TFFEH (LCON register) and 7FFFH (VCON register) of slot 2 by the memory mapped I/O method for exchange with the CPU

The extended I/O interface is used in video, audio, and system control with accessing executed by A0 thru A15, SLTSL2, WR, and RD to senerate the following signals

LCONW L when 7FFEH writing LCONR L when 7FFEH reading VCONW L when 7FFFH writing VOONE L when 7FFFH reading The bit allocation for memory addresses 7FFEH




Fig. 13-15 Extended I/O interface

Table 13-4 Expansion f/O resisters (Stot #2) LOON register <7FFE (16)>

Dir.	1,50	hepotel	Fuedtre
		ACK	Significant with acknowledge 1 =0 with respect to makers control again informacion
	P		
	R	RMCLOS	Clock produced by deviding CUK1/CUK1 frequency by 129
•	w	eru.	High resper with the restriction our put premitted as synchronization wa light LE

Table 13-5 Expension I/O registers (plot #2) VCON resister <7FFF (16)>

	R	EXIV	Status reducing availability of ever- ext value signed. Line other preclable, high when not available
	w	Nun	Locupic squal wang
			- 1)
Ė		-	No see
		DETERM	Discour exhibit sub service for
	î	PHILAT	1 noon enternal vales signed to CPF Set at 0 when read
	w	CYURPLAY	Hazdware saleshoe tignal of sepreier

(1) Video control circuit

· EXTV reading (1) EXTV is a status signal indicating the presenced absence of an external video signal (L level

when present? (2) EXTV is read by the CPU when bit 7 of the VCON register is read.

(X) Evample: The VCON register contents are placed in register A by

LD A. (7FFFH) and the EXTV status is indicated by D7.

> · EVTV continu test new selection 750 mg

Fig. 13.16 FXTV reading timing

VOVLY generation

(i) The VOVLY control signal used in computer mode and superimpose/external video mode switching is only switched to L when an external video stenal is annived (EXTV at 1.) with L written in bit 0 of the VCON register 2) When RESET is switched to L, VOVLY is

switched to H with point E in Fig. 13-19at H. (3) The DO status (L or H) is latched by the leading edge of VCONW, and the Q output (E) is ORed with EXTV to obtain the VOVLY

signal. VOVEY secretion

Fig. 13-17 VOVLY operation timing

INTEXV generation

(1) The INTEXV and INTEXV signals are reperated when the external video signal stone in superimpose or agreemal video mode INTEXV serves as the CPU interrup signal, and INTEXV

serves as the corresponding status signal. 3) Since point A is at H and point B at L when RESET is soplied, point C and point D are switched to H. resulting in INTEXV also being switched to H. And when the VCON register is read, INTEXV=0 is obtained from bit 0. When EXTV is changed from L to H (that is,

when the external video signal is stopped). point C is kept at L from the leading edge of the next d up to the trailing edge of the next d after that, thereby resulting in point D becom-

ing L and noint TO H (4) If point E is L (designation of supermpose or external video mode), INTEXV is switched to

L to generate a CPU interrupt (5) INTEXV-1 is obtained from bit 0 when the VCON register is read during the interrupt processing routine, thereby indicating that the interrupt is from INTEXV. After completing the read operation, point D is changed to H and point D to L by the VCONR leading edge, resulting in INTEXY being reverted to H to cancel the interrupt.



Fig. 13-18 INTEXV generation timing




Fig. 13-19 Video control circult

(2) Audio control circuit

Muting of external stereo sadio inputs is switched on and off by this circuit. Left and right channel muting signals (LMUTE and RMUTE) are generated by output of VCON register bit 7 write and PPI PC port bit 4 (PC4). To latch PC4 by using the LMUTE leading edge during right channel muting control, LMUTE has to be changed from L to H. An integrating ctrcuit (R319/C305) is used to prevent response m the left channel muting circuit (Q303/Q305) during this L -> H change. And to ensure equal response times in both left and right channels. an integrating circuit (R320/C306) is also included in the right channel marting circuit (Q304/Q306).

- Lift obsessed MUTING ON/DEP
- - Right sharest MUTING DN/QFT
 - - Fig. 13-20




Fig. 13-21 Audio control circuit and timing

(3) System control circuit

(3-1) Reference clock generator The reference clock generator generates timing pulses used in software generation of control

pulses for PIONEER'S standard remote control (SRED. I.D-700) and LD-1100 series remote Although two reference clocks are required (455kHz for LD-1100, and 500kHz for

PIONEER'S standard remote control) for the different pulse widths in standard and LD-1100 remote control units, the LD-1100 is capable of functioning adequately at 500kHz. Therefore, the reference clock has been set to 500kHz in a circuit consisting of ceramic resonator (X 2) and IC 37 (3/6, 4/6). The frequency of the 500kHz reference clock 128 (see Waveform e in Fig. 13-22) and is subsequently read by the CPU via bit 0 of the LCON register.



... SE TOP DOES SEE AND TOP DOES SEE A

Fig. 13-22 Reference clock generation and timing (3-2) Remote control pulse generator (1) The remote control code is written (by soft-

ware) in but 0 of the LCON register on the basis of the timing pulse generated by the reference (2) This latched output is UREMO which serves as

the source signal for wired remote control. (3) CREMO is generated by on/off switching of the output obtained by dryding REMCLK by 12 based on UREMO (4) CREMO is an infra-red LED drive signal

connected by compler cord for infra-red remote control operation, (Q9 is a driver translator which is no longer necessary with LD-1100 since direct connection to the control terminal (s possible)

(5) EXTREMO is a universal wired remote control output

(6) LREMO is a wired remote control signal output for an LD-700 unit and EXTREMI is a wired tempte control input for remote control signals passed to an LD-700 unit from an SD-26 unit (7) Either UREMO or EXTREMI is selected by LREMO depending on the SELCONT status

· ST SE SE DE PERSON

Fig. 13:23 Remote control pube generation and bening

Selection Operation

(1) When SELCONT is +5V UREMO is changed to L. Q4 is turned on, Q5

is turned off, and LREMO is changed to H vin D16 irrespective of the EXTREMI L/H status. UREMO is changed to H, Q4 is turned off, Q5 is turned on, and LREMO is changed to L via

R53 irrespective of the EXTREMI L/H status (2) When SELCONT is OV · UREMO is changed to L when no remote control signal is sent, resulting in Q4 being turned off, Q5 turned off, and output of

EXTREMI to LEEMI SELCONT is a power supply voltage finked to the through switch

- (3-3) Other circuits
- (1) The L/H status of the acknowledge signal (LACK) (changed according to remote control signals from LD-700) is read by the CPU via bit 7 of the LCON register. (See Fig. 13-24.) (2) SELECTO is a control output passed to LD-700 units.
- Wired remote control is valid when SELECTO is L. and infra-red remote control is volid when SELECTO is H (3) That is, SELECTO is changed to L to enable LREMO. (See Fig. 13-25.) (4) If there is no SELECTI input, SELECTO is
- changed to L to enable LREMO when SEL-CONT is +6V, but is changed to H to disable LREMO when SELCONT is 0V (5) The SELECTI input is applied to the stereo
 - mini-jack R terminal (the L terminal being for EXTREMI inputs).

- (6) If the SD-26 control output is connected by mini-plug to the stereo mini-wek as shown in Fig.13-25, SELECTI makes contact with the plus GND and is consequently changed to L. (7) Therefore, when SELCONT is changed to I
 - SELECTO can be changed to L and EXTREMO can be enabled.

Fig. 13-24 Acknowledge read circuit

Fig. 13-25 Select girquit




Fig. 13-28 System control grount

12 6 VDB (VIDEO DISPLAY PROCESSOR)

The VDP (TMS9129NL) is accessed at VDP=L with data transfer being controlled by CSW, CSR.

and MODE. CSW: Write signal changed to L when data is

written from CPU to VDP CSR Read signal changed to L when data is roud from CPII to VDP

MODE: L level when reading/writing V-RAM to/from CPU, and H in other cases. CPU address A0 is normally connected to MODE, and the VDP and V-RAM are accessed separately depending on the A0 value when the

VDP is accessed. Table 13.6

Direct writing from CPU to V-HAM (date pet at CSW looding edgel Depart reading of V-RAM data to CPU Writing from CPU to VDF

The RESET/SYNC input is (1) OV when RESET is L, (2) 5V when RESET is H and SYNC is L (*12V divided by R12 and R13), (3) and 12V when RESET and SYNC are both H.

माया	SYMC	RESET/SYNC	Diperation
L	×	ov	When reset (when power a sweehed on or when RESET sweeh is present)
н	L	97	Darring mannel operation
н	н	127	When external synchronous or eignal SYNC is applied during superimpose or external vides

(1) With RESET/SYNC leading edges serving as borizontal synchronizing pulses, the VDP

internal counter is reset in a horizontal synchronous state. (2) And with synchronizing pulses greater than 7.2 asec serving as vertical synchronising pulses,

the internal vertical counter is set in a vertical (3) The INT output (VDP interrupt signal) generates L level pulses at the end of each display screen scanning operation (that is, at every 1/50th sec synchronized with VSYNC), And as INTVDF, the INT output is also connected to the CPU interrupt pin to be used as a 1/50th

sec timer interrupt.

Fig. 13:27 RESET/SYNC input waveform

The VDP clock (10.68MHz) rectifies the CLK signal at R74, D23, and C55, this then being applied to XTAL 1 of VDP via an inverter at a

duty of almost 50%. A 16K byte V-RAM memory is formed by two 16K X 4-bit DRAMs (TMS4416-15NL equivalent). This V-RAM is accessed by RAS, CAS, and WE in the same way as the main RAM.



Fig. 13-28 VDP grount

13. 7 PPI (PROGRAMMABLE PERIPHERAL INTERFACE

PPI is a parallel interface IC equipped with three 8-bit input/output ports (PA, PB, and PC). The

role of each port is summarized below. Generation of slot selector signal PA port: PB port: Reading of key inputs from the keyboard

PC port: Four lower bits PC0 thru PC3: Key scanning signal generation Four higher hits

PC6: CAPS lamp switching PC4: Cassette I/F remote relay control

PC5: Cassette data writing PC7: Key click tone source

Each PPI port is selected on the basis of the status of AO, A1, WR, and RD when PFI-L and



Pin 13-29 PPI riconii

CS-L (see Table 13-8). The formation of address images is prevented by using A2 in CS. Note that the MSX is used in mode 0.

Toble 12.0

UO phires	AZICEI	Al	40	PPIN	PER	Openations		
44					1	E0 8U5-4 PA	A	
**				1	0	80 BUE	×	This orbidos
64					- 1	80 BUS 478		Key may repair
					0	80 845 + PE	w	
	0					80 BUE FC	A	
4.4	0	-1			0	80 BU3	w	Kity asserting disting scientist, key class
**		- 1			1	behilder		
			1.	1		Modesaming	W	
		- 1	×		1			
								The second second

Table 13-9 PPI bit allocation

First.	811	100	Epnel	
Pat 1			CSON	6000M size (FFFH arthres por riss-question agrid
	2 2	Owner	C564	4000H, Stree 7FF PH 4000 bes stor, configured our 4 Smill
	, t	Owner.	CEST	BOSCH draw & FFFFH address shat devignation signed
	- 8 7		OSSE:	OBOCH (No. PFFFH with the cost characters object
PM)	0 3 7	Seport		Keylouni return squal
PE 1			K80 K81 K83 K83	Keptouri stat egnal
	4	1 1	2005 V	Country wheth otheral IQN when b)
	- 6	Owner:	CASW	Cocatta wino signer
		1 1	596	CAPS with some 12% when Li
				Society out artested by solvens

13. 7. 1 Slot Salector Circuit

The slot selector circuit divides the 64K byte memory area into four parts of 16K bytes each according to the values of the PPI PA ports PAO thru PA7, and allocates each part to a correspond-

ing slot 0 thru 3.

When the system is reset, all PPI ports become input ports at high impedance, resulting in the SLTE signal becoming H for automatic selection of slot 0 (to activate MSX-BASIC as indicated in Table 13-10*). Once the PPI is accessed, however, SLTE becomes L to enable slots to be selected according to PA nort data.




Fig. 13-30 Stot selector girouit

Tebra 13-10

Montey	1 -								\$57.55			
seleta	A19.	AH	SCT2	61.78	BATA	E 6 4 14	664)	Mary.				
60.00	_	$\overline{}$				- 6	-		4			
1		1 4	1.4	05144	0.501				1			
MYY	١.	1.			0.000		- 6	- 6	7		0	
	_	_				1		9				0
1000							- 6	0			1	
4	١.		0	44111	6611	- 0			-	0		
PETE		1.				- 4		1.0			1	
	_							0	1		1	0
8000						- 0		0	2	1	1	
1	١.	١.		CAYN	0175	- 9		0		0		
MTT.						- 1	0	0	4			
								0		1		- 4
6000							0	0	0			
1	١.	1 .	١.	CATH	C111	- 0	1	0		-0	1	
****	١.	1.				- 1		0	1	1	9	
	_	1	1-		1-	1	1			-		
_		A	1	-	- 0		0	0	0_	1	1	1.5

· Slot selection Slots are selected by PA ports in the following way. The function of the CSnH and CSnL signals (where n = 0 to 3) for PA0 thru PA7 is to specify addresses for each 16K bytes, and to specify the corresponding slots (0 thru 3) for those addresses. These CSnH/L signels can be considered as CSn

and SLT H/L elements in the following way: (1) CSn (where n = 0 to 3) specified addresses for each 16K bytes (page ¢ thru 3) (2) SLTH and SLTL specify slots 0 thru 3 in two-bit binary

That is, the CSoH/L signals determine which 16K bytes in the slot 0 thru 3 × 64K byte memory matrix is to be used to form a 64K byte X 1

memory which can be handled by the CPU. For example, to form a 64K byte memory area using the four 16K byte memory areas indicated by the shaded sections (s. f. k. and p) in Pig. 13-31.

he required condi	ions are:
CSO and SLTH:	et to 0 and SLTL set to 0
CSI and SLTH	et to 0 and SLTL set to 1
CS2 and SLTH	et to 1 and SLTL set to 0
CS3 and SLTH	et to 1 and SLTL set to 1
That is,	
A0 = CS0L → 0	If 11100100 = B4(H) is set in PA0 thru
A1 = CS0H → 0	PA7, the CPU can handle the memory
A2 = CS1L → 1	area shown in the diagram below as a

PA3 = CS1H → 0
PA4 ~ CS2L → 0
This method also prevents the danger
PA5 = CS2H → 1
This method also prevents the danger

PA5 = CS2H → 1

PA6 - CS3L → 1

address memories in different slots

PA7 = CS3H → 1

PA7 = CS3H → 1

		SNID	Sect	2m2	Sec 3		- 9992		
T	4 coop				-	CS OF STREET		13.0]
	1 1000	ь		1		CS1 President	+000	777	
5465	+ 1000 1000		9		-	C-912	1 444 7/77 0000	1.3	<⇔:~
	+ cooo		h .	1	7/8/7	C 012	(600	11.1	
	T ****	4	4	- 3	· KILLIN		1	KILLA	_
		SUTE O	SLTL C	5 to 10	51, FL 1				

Fig. 13-31 Slot selection

13, 7, 2 Cassette Interface Section

13.7.2 Canadra ministed sections.
Input circuit
When the PPI pin 13 CASON output is changed to H level, Q2 is turned off and reby RY1 is put not break status. In this condition, REM+/- is

to it level, Qe's diffined on the reasy, it is a permit break status. In this condition, REM-1 = 6 open and the causette recorder motor is stopped, to go and the causette recorder motor is stopped. (CS3 1/2) comparator reput via a chimp circum; the prevent excessive imputal consisting of 234, D4, D3, C33, and C44, thereby rocaling as inspet of LD DATA to IC38/1/2). The IC33/2/2/ CPS insertices service as an amperite to ensure that the LD DATA is at the same level as the CMT IN signal. (CS3/1/2) this six forms as channill simplifier with portitive feed. When the PPI pin 13 CASON output is changed to L level, Q2 is turned on and the relay is put into make status. REM+)— is shorted and the motor is switched on, resulting in the input from CMT IN being accelled to IC3301129.

being applied to IC33(1/2).

Output circuit

The FF1 pin 12 CASW (PC5) output is passed via
a bandpassifiler consisting of C30, C31, and R22
thran R24. resulting in an output quasi-sudio.

signal being passed to CMT OUT.




Fig. 13.32 Casume interface climate

13. 7. 3 Keyboard I/F

The number of leads in the connecting cable to the separated keyboard is reduced by using a partially hidrectional bus line.

pertrany sumer-counts uses uses.

The bidirectional section of the bus line includes

KX0, KX1, KX2, KX4, and YA thru YD, thereiby

reducing the sumber of leads in a bus line requiring.

17 leads to 13. Bus line control involves canbling

1645 by scan data output passed from the CPU to

the PC port, and passing YA thru YD to the bus.

Bus collisions are avoided by disabling U2 in advance. IC45 is disabled after YA thru YD is latched by U4. This is followed by enabling U2, passing the X0, X1, X2, and X4 key inputs to

the bus, and reading from the PB port. The reason for delay 1 is to enable IC45 until YA thru YD has been completely latched by U4. And the reason for delay 2 is to enable U2 after IC45 has been disabled.




Fig. 13-33 Keyboard sharrace broate





Fig. 13:34 Keyboard interface timing chart

13.8 PSG (PROGRAMMABLE SOUND

GMERATON)
The FSG (162) covers is the Yearnba YM-2148.
The JSG (162) covers is for Yearnba YM-2148.
The JSG is up compatible with the higher making AV-348910 from the GI Company, and Estatures a form of the Yearnbar of Yearnbar of

The FSG is accessed by BDIR and BCI with SC2 and AS at H level and AS at L level, (AS is applied to the AS lines) to present generation of sideress to the AS lines to present generation of sideress within the proper sideress and the sideress in the lineshed by the FSG lines writing the I/O address AG (H), and the register accruciate when BDIR is changed to H with BDIR is changed to H with BDIR is changed to H with BDIR is executed when BDIR is changed to H with BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and the BDIR is changed to H with BDIR and BDIR is changed to BDIR in the BDIR in



Pla. 13 35 PSG circuit

IS OR ANO BC1 CONTROL CHARTS

(AD (H) W + ADDRESS LATCH) (A1 0H) W + DATA WRITING) (A2 (H) R - DATA READING
APART FROM THE ARDY F. ADER AND BUT ARE AT WAYS AT 1

OM THE ABOVE, BOIR AND SCI ARE ALMAYS AT Fig. 13-36 PSG BDIR, BCI control chart

13. 8. 1 Joystick I/F

The controller 1 and controller 2 universal input/output port devices are equipped with four input bits, two input/ output bits, and one output bit in addition to 5V and GND for soystick and tablet connections. The controller 1 and 2 ports formed by using PSG IOA and IOB are used in the

following ways. (1) IOA are used as "input only". Pins 1 thru 4 of

controllers 1 and 2 are connected to eins IDAB thru IOA3 via the data selector IC 74LS157 (IC30), Likewise, pins 6 and 7 of controllers 1 and 2 are connected to pins IOA4 and IOA5 via the data selector IC 74LS157 (ICS1). The IOA7 min is also used as a CMT serial innut port, while the IOA6 input is not used in thus case and is left at H level


(2) IOB are used as "output only". The IOB0 thru IOB3 pins are connected by open collector via respective buffers 74LS04 (IC39) and 74LS05. (IC41). IOB0 and IOB1 being connected to pins 6 and 7 of controller 1 and IOB2 and IOB3 being connected to pins 6 and 7 of controller 2, IOB6 is used as a selector signal in controller 1 and 2 switching (L: controller 1. H: controller 2). IOB4 and IOB5 are connected

to pin 8 of controllers 1 and 2 respectively, and the IOB7 output is not used (3) When a joystick is used, pins 1 thru 4 are used as forward/back and left/right key inputs, pins 6 and 7 are used as tragger button inputs, and pin 8 is used as a scan pulse output. That is, 1080 thru 1083 are at H level and IC41 is onen.

Table 13.11

PORT	ere	100		NESTON IS No.	SIGNAL WHEN
			FIRST	*1	FADI
			PING	* 5	
				*2	
	2		PING	* 1	LEFTS
			PING	*2	LEFT2
	2		P254	*1	PRODUCTS
		Input	P354		FOSHT2
			FINE		TROAT
			PRIS	*2	TROAZ
	5		PERC		TREET
			P-990		TRGES
			Notice		
	2				to mad detail
			PPMC		1
	3		PRIT	* 3	let hove:
	5		PRIS	*3	
	2		PECT	* 2	
		Octor	P96		
			7.00		
				right street	
			Nerrose		

2 Embled when part 8 bit # birs H bird. Demected to open



13. 8. 2 Sound Mixing Circuit

The PSG analog signal outputs A, B, and C are mixed and distributed (A to center, B to left channel, and C to right channel) at a constant power ratio to obtain a two channel output (ASCL

and ASCR) with balanced sound pressure level. Since the PSG snalog output stage more or less constitutes a current source, the outputs are converted to voltage levels by external shunt resistances R93 thru R95 before being applied to a mixing amplifier consisting of the Q10 and Q11 amplifiers. The mixing ratios are set so that the A output assures center localization at a ratio of 1/2 in respect to the R and C outputs (this settless involves the resistances R79 thru R82 for constant power ratio). In the same way, the PPI (IC4) PC port bit 7 output (SOUND) is mixed and localized centrally via C56, R77, and R78, and the sound input (SUNDIN) from the cartridge slot is mixed and localized via R15, R16, R96, C64, C63, R91 and R92. Thus the audio sound outputs ASCL and ASCR are formed, and passed to the analog ass'y vis pins 4 and 2 of J100.

vs pairs 4502 201 41000. The ASCL and ASCR signals applied to the ambog and yar passed with a low-pair filter and VR108 where the maxing levoli as adjusted before the signals are applied to the mixing amplifier (see Fig. 13-41). The signals mixed with input signals from AUDIO IN in the mixing amplifier are associated and amplied by a power amplifier signal or an amplifier signal and the signal signal and applied by a power of bedfore before the grant of the signal signal and are indicated in the least different in ... none: 77 in the signal signal and as indicated in the least different in ... none: 78 in the signal signal and as a signal as



Fra. 13-38 Sound mixing circuit

13 9 PRINTER I/E Data bus latch data from the 8-bit latch 74LS374 (IC32) is passed to the printer in parallel via pins 2 thru 9. And the PSTB signal from the cate array (IC3) is passed as a strobe simal via the IC38 and IC40 buffers to nin 1. The BUSY siznel from the printer is passed from pin 11 to the CPU via a

three-state buffer (IC45) and data bus D1 (1) 90H (image 92, 94, and 96H) and 91H (image 91, 93, and 97H) are generated in the gate sgray by LPT(90 thru 97H) and A0/A0. (2) 90W is formed with 90H WR, and D0 is latched

and passed to PSTB at the leading edge of WR, thereby obtaining PSTB via the IC38 and IC40 buffers. (IC40 is connected in perallel for fan-out enlareement.)

131 90R - BUSYEN is formed with 90H RD to enable the BUSY mput three-state buffer and

input of the BUSY signal to D1. (4) 91W - LPTE is formed with 91H WR, and DO thru D7 are latched at the leading coles of WR to obtain the PDB0 thru PDB7 outputs. With the Q output switched to high impedance by the system reset period OC changed to H 1039 prevents occurrence of abnormal operations




Fig. 13-39 Printer I/F grount




Fig. 13-40 Printer UF timing chart

Fig. 13-41 Audio watern block diagram

13. 10 KEYBOARD UNIT

The keyboard circuit diagram is outlined in Fig. 13-43. See Section 13.7.3 for a description of exchanges between the keyboard and CPU ass'y.

The key layout in this keyboard is shown in page 16 and 17. The keys are connected to a matrix consisting of Y0 thru Y9 and X0 thru X9 (see Fig. 13-43). The character codes for the PX-7 are listed in TAble 13-12. Note that codes not are listed in Table 13-12. Note that codes not indicated on the keyboard have also been defined These characters are keyed in by combined use of the SHIFT, GRAPH, and CODE keys as indicated in Fig. 4-43. And when the CAPS LOCK key is pressed, and indicator on the left hand side lights up to indicate that the same characters keyed in by combined use of the SHIFT key can be keyed in This "shift" mode is switched on or off (indicated by the lamp being switched on or off) each time the CAPS LOCK key is pressed. The

key (called the dead key) includes the following

functions. Table 13 12 Dead key displays


Mode	Function	
normal	grave account	· · · · · · · ·
normal shirts	BOVSK ROOFFYE	(1)
greek	grave socene	
graph shift	BOWIN BORRES	
enda	circumtex	
ends shifts	sarries (- 11

The above operations are handled by MSX-BASIC software. When the SHIFT key is used together with the GRAPH or CODE key as indicated in the above table, three keys must be pressed together. Consider an example where the SHIFT, GRAPH, and [0] keys are pressed together. Current Ia is passed vis R8 in response to the scan pulse from Y0, resulting in X0 being changed to L level to acknowledge that the [0] key has been pressed. If the D1 diode was not included in the circuit shown in Fig. 13-42, however, an image current ib would be passed via R6, D3, and the GRAPH, SHIFT, and [0] keys, resulting in X2 also being changed to L level to infer that the [2] key had also been pressed. Therefore, diodes D1 thru D3 are inserted in the SHIFT, GRAPH, and CODE lines to block reverse currents, and thereby prevent.




the generation of image keys.

Fig. 13 42 Image key prevention



till 19-42 ict bonin cucuit qualiti





VIDEO SIGNAL




Fig. 13-44 Video signal


13. 11 CIRCUITS USED IN SEPARATE BLOCKS (ANALOG ASS'Y)

13. 11 Synchronizing Signel (Internet) Separator
Horzontal and vertical synchronizing pulses are

separated as a composite synchronizing signal from the VDP (TMS9129) Y signal (laminance signal). 13. 12 Synchronizing Signal (External) Separator The circuit subtructure of both the external and internal synchronizing signal separators is ometical-

ly identical. Therefore, the description here is limited to the external circuit (see Fg. 13-45). The visico signal passed via the Q101 buffer is applied to the Q104 buffer to be added to the DC circuit of the Q104 biase (kept at a constant voltage by the Q102 bias circuit).
The Q105 emitter voltage, on the other hand, is

The QLOS emitter voitage, on the other hand, is kept at a voitage approximately 0.0V (innetion voitage) higher than the QLO4 emitter voitage when there is no signal. And since the time constant determined by the QLOS emitter resistance R113 and espector CLO4 is sufficiently large enough, and espector CLO4 is sufficiently large enough, the property of the constant of the property of the exercise the QLOS custom the changed to it level.





e: VIOEO input vapunium (2004V/dm)
b: Wareform (3) (composits synchronium) signal curpud (1V/dw)
Photo 13-1

13. 13 Vertical Synchronizing Signal Separator The central structure of both the internal not caternal vertical synchronizing signal reportator; in practically identical. Therefore, the description bere is limited to the external central (see Fig. 13-46). The composite synchronizing agnal obtaining agnal obtaining angual obtaining angual obtaining angual obtaining angual obtaining angual obtaining angual obtaining the superior of the structure of the structu



Fig. 13-46 Vertical synchronizing signal separator circuit





b. Wweform III (EXSO) 2V/div c: Wweform I4I (EXVS) 2V/div Photo 132 13, 14 Bendoass Filter, Phase Shifter, and Color

Subcarrier
Reproduction Circuits

Bandpass filter (see Fig. 13-48)
The bandpass filter is a series connected resonance corcuit used to separate the chroma composent from external video insula; (see Fig. 13-45)

wavefrom. (4). • Phase shifter (see Fig. 13-48)

The purpose of the phase shifter is to combine in C18s and VR101 the sum and opposite phase components of the inverter amplifier Q10.6 and to shift the phase of the color yearchonizing agoal (color burst) in the external video agoan goal (color burst) in the external video agoan (C10.1), thereby maching the bias of the computer picture formed at the VDEO OUT terminal with the base of the external video agoal. The adjustment range of the bue control (VR101) is shown in Fig. 13-49 Color subcarrier reproduction circuit

(see Fig. 13-48)
In addition to the color subcarrier (with 90"
phase difference) required by the carrier color

phase difference) required by the carrier color signal modulator, the color subcarrier reproduction circuit also generates a reference clock in the synchronizing pulse generator circuit IC102.

Since Q103 is furned off when VOVLY in changed to Lievel in external video and superimpose modes, the chroma component of the external video ugnal is passed via the phase shifter to pin 1 of IC101. The level of this chroma rignal is kept constant

by the ACC amplifur (amplifustion to match the signat color bir sevel) by a control voltage from the ACC detector. The output signal appears at pin ACC detector. The output signal appears at pin ACC detector. The output signal appears at pin to the pin signal appears at pin to the pin signal appears at pin appears at pi

Photo, 13-3 waveform (b).

This color burst signal applied to pin 8 is gated again in the burst removing circuit by the burst gate pulse (BGF1) (see Photo, 13-4 waveform (d) on pin 15.

The phase of this gated color barré signal is then compared in a phree comparator with the phase of the color subcarrier oscillator output from the 4.45MHz self-running oscillator, the error voltage being passed via an AFC filter (CII.7, RI24, CI20, and CII.8) to control the currer oscillators phase in generating a color subcarrier synchronized with the color burst of the external video signal.

The carrier vector in the color subcarrier circuit. is separated into components which are mutually out of phase by 90° (orthogonal). One of the components serves as the color subcarrier output of the constant phase B-Y axis component, wirtle the other serves as the color subcurrier output of the R-Y axis component where the phase is inverted at each successive line. The B-Y component output is applied to the BY demodulator appearing unchanged at pin 11 due to demodulator balance being upset by R125 and R126, And the R-Y component reflected output is synchronized with the polarity of the external color burst by control pulse from the PAL switch line identifier circuit resulting in switching of reflected outputs at each line before being applied to the R-Y demodulator input. The final output is obtained from the same pin 10 as the B-Y demodulator output (see Photo. 13-5 thru Photo 13-7)

the external vadeo signal is muted by Q103 being turned on when VOVLY is changed to H level. The

external chroma component. Since the external color burst is not applied to IC101, the color subcarrier oscillator oscillates at the free-running frequency (4.433618MHz), negli-

ing in output of color subcorrier simals (mutually out of phase by 90°) at pins 10 and 11 in the same way as in external and ginerimnose modes. And since no color burst is applied to pin I, on the other hand, the pin 2 voltage exceeds the pan 3

reference voltage, resulting in blanking of the color subcurrier outputs on pins 10 and 11 by the killer detector and killer blanking circuits, thereby forcing a lowering of the voltage on pin 2 by IC102 VOVOUT (L when in computer mode) via R120. Since the psn 10 and 11 color subcarrier outputs are also in blank (IC101 function) during the pin 7 PAL pulse intervals, enlarging the pulse width


carrier color signal modulator. Therefore, the width is limited to about 800ns and the pulse position reason for this is to prevent beating between the chroma component generated internally and the

is set near the front porch of the internal/external horizontal synchronizing signal, thereby eliminating the influence of the blanking (see Photo-13-4 waveform (b)).

If the nth line vector of the color subcervier outputs on pins 10 and 11 are set as indicated in Photo 13.5 in computer made and the PAL rules on pin 7 is counted up by 1, the vecotr at the (n+1)th line shown in Photo. 13-6 is obtained, and the phase of the color subcarrier of the R-Y axis

Part of the oscillator output from pun 13 of the color subcarrier oscillator is picked up by the reference clock for the synchronizing pulse senerabeing applied to pm 17 of IC102.

tor IC102 and is then amplified by Q108 before In addition to controlling the input level of the currier color signal modulator by Q108 and Q109 the color subcarrier output from rens 10 and 11 of IC101 also inverts the B-Y phase at Q108 to ensure



Pia 13-48 Calor Subsavier reproduction circuit



Fig. 13-49 Hav changes at VIDEO OUT (Synthesis mode only)




Photo 13-3 Color burst sampling




Photo 13-4 VIDEO IN, PAL PULSE, BGP2 and BGP1 timing



(Q106 and Q109 outputs)



Photo 13-5 Reproduced color subcerrier vector (nth line)

® / ® outputs (Q108 and Q109 outputs)



Photo 13-8 Reproduced color subcurrier vector (n+1) th line

- (ii) sangtorn D-Y axu subcarrier output (IC101 pin 11)
- b. (f) waveform R-Y axis synthesized color subservier output 0IC101 pin 101



13, 15 Matrix Circuit

13. 16 Matrix Great
RB Generator Circuit and Matrix (see Fig. 13-50)
The video signal output from the computer consists of Y (luminance signal), R-Y (red/luminance difference signal) and B-Y (blue/huminance difference signal) components from the VDP

(TMS9129).

The RGB mixing ratio in each signal is decided by the following equations (1), (2), and (3), the

RB signal being obtained by adding the R-Y and Y, and B-Y and Y signals on a 1:1 basis. (1) Y = 0.30R + 0.59G + 0.11B

2) R.Y. e. O.768 = 0.580 = 0.118 R → 18 R → 18 Signal is obtained by adding Y and R.Y. and I.Y. and I

 G and OVLYF Generator Circuit (see Fig. 13-50) The G and OVLYF signals are obtained from the three Y, R-Y, and B-Y outputs from the VDP (TMS91.29) described above. The G signal is obtained by addition to the other signals in accordance with the following consider.

ance with the following equation: (4) G = Y - [0.51(R·Y) + 0.19(B·Y)] The 0.51(R·Y) + 0.19(B·Y) addition is executed:

The U.S.(R.* y = U.19.5 · y isolition it executes by R207/R205, and the inverted signal is formed by Q205/q206. The Y signal is added by R215. R210, the result being added to pin of of U.014 and colput is then inverted by the output inverter buffer ICIO 86 become the positive potential of the U.S. of the Colput inverted by the output inverter buffer ICIO 86 become the positive potential of the U.S. of the U.S. of the U.S. of the U.S. of the oliginal which is obtained from the pin 7 RGB OUTPUT terminal (see Photo 1.3-10).

• OVLYF

and Photo 13-12)

The overlay flag is uncluded in the RY and BY output agains during VDR (TMS0129) external symbosistics and the College (Christian College, VDDO), symbosistic and the College (Christian College, VDDO), signal. Since OVLYF is used at the same conparator level as the G again, the BY signal is subject to a positive violage shift (since the flag is included as a negative signal in the cooler difference signal) before being applied to gin 5 of IC104 to obtain the OVLYF signal (see Photo. 18-11 and





Fig. 13-50 Matrix and RGB generator circuits

On the other hand, since the overlay flag is included in the color difference signal, a correct RGB signal (analog signal) cannot be obtained from the matrix circuit described earlier during external synchronization mode. Although this has no effect on the potential obtained when switching to TTL level where the R and B signals are concerned, a signal which appears to include the G signal is obtained if a flag is present when the G signal is concerned. Hence, to prevent the supportion of a G signal in the external signal section, the G output is blocked while OVLYF is at H level (that is, while the external video sizmal is displayed) as a result of OVLYF being inverted and added to the analog signal (pin 3 of IC104) (see Fig. 13-51).

The OVLYF signal exists in the following states.

Table 13-13

Mode	OVLYF	
Superimpose mode	Externel value signal display suction	н
	Computer vida signal section	
Esternal video mode	Always H	
Computer mode	Always L	



Pig. 13-51 Waveforms at pins 3 and 5 of IC104 during each



b. TP-6 (VRID) comparator reference vocayal \$60mv/dw © TP-6 500mV/dw

Phoco, 13-8 16 color bar RGB generator circuit waxaforms





RGB QUTPUT IS DUTPUT) 5V/dw @then RSB peck rest
 TP-6 (VR504 companion reference voltage) 500/eV/dw
 TP-6 500/eV/dw
 Photo, 13-9



RGB OUTPUT (C OUTPUT) 5V/div (When RGB page inserted)
 TP-3 IVP153 coreparator reference voltage) 59348V/div
 TP-2 5934V/div

Photo, 13-10



at TP-1 (DC shift 8-Y signal) 500mW/ds bi TP-3 (VR103 comparator reference voltage) 500mW/ds/ c (C104 PM-7 10V/LVF is larged 5V/ds/ Photo 13-11 OVLYF in computer mode



Picture synthesis flag interval a: TP-1 (DC shift B Y signal) 500mW/dw

b: TP-3 (VR103 companior reference valuage) 500x(V/div c: IC104 PIN 7 (OVLYF signal) 5V/div Photo: 13-12 OVLYF is parture synthesis mode.

12 16 Composite Video Signal Generator Circuit (see Fig. 13-52)

The two color subcarriers (4.433618MHz) generated in the color subcarrier reproduction circuit, and which are at a mutual phase difference of 90° underso behaved modulation by the R-V and B-Y signals in the composite video signal generator circuit, and the currier color signal is

· Carrier color signal modulator/overby eliminator/bias stabilizer circuit Since the IC107 pin 4 and 6 inputs are DC

counted with the R.V and R.V signals the DC level will vary due to variations in the VDP and buffers For this reason, the biss voltage applied to IC107 can be varied by VR106 (carrier suppression adjustment control) to annua that IC107 (helenoed modulator) is properly belonged. The outputs from pins 1 and 9 are mixed by R269/R270 for carrier color signal modulated by IC107 to obtain the X part of the PAL system composite video aignal in equation (1) (See Photo 13-19 and Photo 12-90) Equation (1)

PAL composite video stanal = V + (B = V)/2 03 one cont + (P - V)/1 14 ofe cont = Y +0.49/B - Y) on used

± 0.88(R - Y) sin uset buffer outputs appear as shown in Photo. 13-13

V roet The matrix circuit R-V and R-V Q203/Q202




Fig. 13-62 Composite video signal generator

is included in the color difference signal where the voltage is lower than the achromatic level. If this signal is then modulated by the color signal, there will be a considerable increase in color subcurrier leak at this section, resulting in a delay when passed through the carrier color signal filter, and the progration of a spike during external/internal switching (see Photo, 13-17) at the video output terminal. Characters are thus colored green in this

To amprove this situation, the R-Y and R-Y signals are limited by D106 and D132 to the achromatic level when OVLYF is H (external video

display section). VR109 (white adjustment control) is the control used to adjust the achromatic level. The Q249 and Q250 base waveforms during computer and synthesis modes are shown in Photo 13-15 and Photo 13-16 Photo 13-18 shows the improvement on the switching soike achieved by the overlay eluminator circuit.

Q249 and Q250 are level shift transistors (one type) for the B-Y and R-Y signals, and are involved in temperature compensation for the junction voltage between the base and emitter due to application of emitter outruits from the matrix circuit Q202 and Q203 (non type transistors). In the bias circuit, too, temperature compensation involves the use of similar pap and apa transistors Since regulated power voltage is required by the

carrier color signal modulator circuit IC107 and

the bias circuit, the voltage is regulated a second time by the triple terminal regulator IC116. · Carrier color signal fifter/mixing amplifier/bursa

The carrier color signal output from the carrier color signal modulator is passed via a mixing buffer (Q246) and carrier color signal filter (*) to be added to the Y signal (luminance signal) from the VDP in accordance with the B248/R254 rates thereby forming the composite video signal. After being amplified to about 1Vp-p by Q244/Q245, this sistral is subject to a level shift of about 5V of D105

The signal is then passed to the pin 8 input of the applox switching IC (IC108). Since the L104/ C247 series resonance circuit connected to the input and output of this switch resonates at the color subcerrier frequency, only the composite video signal burst is attenuated by R274 when a BGP pulse (burst interval L) is applied to pin 6 (the DC component being bypassed by L104 without any level shift). The burst level in the composite video signal is thus matched with standard signal value during commuter mode (#The carrier color signal fifter is a bend limiting bandness filter used to minimize dot interference.)





. 16 COLOR BAR DISPLAY



- E WAVEFORM () BY IV/6" b WAVEFORM () BY IV/6"
- Photo, 13-13 Computer mode



- a WAVEFORM © BY 19/dy b WAVEFORM © RY 19/dw c ACHROMATIC LEVEL
- ACHROMATIC LEVEL
 PICTURE SYNTHESIS FLAG LEVEL
- Photo 13-14 Synthesis mode



- B WAVEFORM & B-Y IV/div
- Photo 13-15 Computer mode



- E WAVEFORM ② BY IV/dw b WAVEFORM ③ BY IV/dw a ACMEDINATION DOCUMENTS
- Photo 13-16 Synthesis mode



- VIDEO OUT terminal output
 Excernal whos 150% pels interest 16 color bar?
 (75-obs i load) (200m/V/dis)
 () (B.Y isput) weetern (500m/V/dis)
- Photo, 13-17 Without overlay flag eliminator



- el: Cerrier cofor signal IV/div b: (%-Y signal) IV/div
- Photo. 13-19 Computer mode (16 color ber)



- s: VEDEO GUT streminal curput [External: whate 100% pais internal: 16 color bar] (75-ohm load) (200m//div) b: (j) IR-Y input) wavefore: (500m//div)
- Photo 13-16 With overlay flag eliminator



- e: CARRIER COLOR SIGNAL 1V/dm b: IR-Y SIGNAL) 1V/dm IR-Y SIGNAL) 1V/dw
- Photo- 13:20 Synthesis mode (16 color bar)

13. 17 Video Switching Circuit (see Fig. 13-53)

· Buffer 2 and clamp circuit 1.

To match the pedestal level of the computer recture signal processed by DC counting (the level at point (1) in Fig. 13-53) with the pedestal level of an external video signal, the DC level (deter-

mined by the Q241/Q242 clamp circuit) of that external video sismal is adjusted by a video level adjustment control (VR105) after the signal has been passed through the Q240 haffer (the adjusted level being the level at point (2) in Fig. 13-53 (see Photo 13,911

D103 and D104 are used in temperature compensation of the Q241/Q242 nunction voltage

· Video switching elecuit This circuit switches the external video signal and computer signal outputs in response to the OVI.YF signal from pin 7 of IC104.

When OVLYF is H. pins 5 and 13 of analog switch IC108 are also changed to H to select the external video signal. And when OVLYF is L. oin 12 of IC108 is changed to H to select the computer signal, the output signal being obtained

from nin 11 of IC108 · Video amplifier


The virion amplifier (Q982)Q981 (Q980) is a current input type of amplifier which amplifies the signal switched from the video switching circuit to obtain a 2Vp-p output at the VIDEO OUT terminal via R280 (see Fig. 13-53).

1004

WAVEFORMS 1V/dv WAVEFORM

P. PEDESTAL LEVEL

Photo: 13-21 Externel/internel video visual levels (Pineture synthesis mode) (color bar (external) (16 color bar finternal)



TV/de

Fig. 13.53 Video switching dirouit

13. 18 Horizontal Synchronizing Signal Processing Circuit (see Fig. 13-fid)

The horizontal synchronizing signal processing circuit generates a 15.625kHz horizontal synchronizing signal frequency synchronized with the external video signal and VDP Y signal (lamenance samal) on the basis of the horizontal synchronizing

signal sparsased from those signals.

kC103 forms a PLL oscillator which oscillates at the free-running frequency when there is no imput applied. Although this free-running frequency can

approse. Attrough this free-running frequency can be adjusted by VR102, the FLL will not look if the frequency is too far away from 15.625kHz. The horizontal position can be adjusted to a small degree by VR102 within the range where the

small degree by VR102 within the range where the PLL is locked (see Photo. 13-22). The C150 and C151 mylar capacitors are used for temperature compensation for the occillating frequency (see Photo. 13-22).



Fig. 13-64 Horizontal synchronizing signal procession



External video input thorizontal synchronizing signal b: External composes synchronizing signal input (ICTO2 per 7 EXSI) 6V/dex.

a Western () EXHP1 SVIIIv d Western () FH SV/dv

Photo: 13:22 Video input/EXSI/EXHPUFH timing (perture synthesis mode) 13. 19 Loop Filter and VCO (see Fig. 13-66)

This loop filter and VCO (voltage controlled oscillator) form a PLL oscillator with the phase comparator and counter gate array (synchronizing pulse generator) IC102. A 10.6MHz clock for the VDP (TMS9129) is generated.

This error voltage from the gate stray phase companies (recompanies frequency of 3,002,014; in mynthesis mode and 3,002,014; in companies in synthesis mode and 3,002,014; in companies fifter output is then applied to the 1001 variable capentance diods to control the VCO, Tav Mic conditates on the same of the 4,435,014 to conception of the frequency of the horizontal synthesis of the frequency of the horizontal synthesis.

f_{CLK} = 4.433618MHz (color subcarrier frequency) /1136 x 4 x 684 = 10.67815039MHz

· When in computer mode

 When in video picture synthesis mode f_{CLK} = 15 625kHz (external video horizontal synchroniking signal frequency) x 684

= 10.687500MHz
A DC base is applied to the gate array via R154 and R155 to ensure that the oscillator output is applied within the 0 to 5V range. The D134 diode protects the gate array from inputs in excess of 5V (see Photo. 13-23).



Fig. 13 55 Loop filter and VCO dirout

GZ adjustment



Photo 13:23 VOP clock westforms

Synchronizing Pulse Generator (Gata Array IC 102)

The synchronizing pulse generator consists of the following component circuits.

(1) External horizontal prechronizing signal noise

remover
(2) External video signal detector
(3) VDP clock generator (4) VDP clock generation

(5) Reference signal switching circuit for the horizontal and vertical synchronizing signals plus PLL generator used in picture synthesis (6) Burst gate pulse generator (7) PAL pulse generator

(8) Computer sound mutting control circuit Operation of the synchronizing pulse generator differs considerably in computer mode and external video/picture synthesis mode.

Computer mode

When in computer made (VOVLV = II), the rate array internal connections are as shown in Fig. 13.57 In computer mode, the vertical and composite synchronizing signals separated from the computer picture output signal from the VDP (TMS9129) are applied to the INVS and INHS pins (pins 9 and 8). The output from pin 13 (VSYNC) is inverted by the IC109(6/6) driver and armited as a negative vertical synchronizing signal to the RGB terminal (pin 5). And the composite penchronizing surnal from pio 14 (HSYNC) is NORed with the vertical synchronisms signal at the IC106 driver to remove the vertical synchronic ing component before being ambied as a negative horizontal synchronizing signal to the RGB termintl (pin 4)

The color subcarrier (4.433618MHz) is applied to pin 17 (CKI1) from the color subcarrier oscillator, and divided by 1136 in the frequency divider to obtain a 3.903kHz signal which is applied as a reference signal to the phase comparator. The VCO output (10.67815MHz), on the other hand, is applied to pin 29 (CKI2) where it is rectified by a Schumitt buffer and passed as the VDP clock from nin 30 (CKO2). Part of this output is divided once by 684 and again by 4 (overall division by 2736) to become a 3.903kHz comparator signal to be applied to the phase comparator. The phase comparator output thus forms a loon with the loon filter and VCO which in turn forms a PLL oscillator circuit based on the divided sizual obtained from the color subcarrier. A horizontal synchronizing signal obtained by dividing the VDP clock (10.67815MHz) by 684 is combined with a vertical synchronizing ugnal sensested from the external

video signal and applied to our 25 (RSYNC)

When there is no external video agrad applied to pin 28 (EXTV) (that is, no input applied to pin 7 (EXSD), the counter and FF2 are not reset - the counter is incremented by the output from a frequency balving circuit, and YFZ remains in a triggered state with an H output on pin 28. When an external video signal is then applied, a composite synchronizing signal (external synchronizing signal) is soplied to pm 7 (EXSI), and the counter and FF2 are reset by the horizontal synchronizing signal in the ingest, Pin 28 (EXTV) is thus changed to L level. However, since the counter divides the 7.806kHz signal (halved horizontal synchronizing signal) by 7, FF2 is inverted if more than 14 pulses (897µ8 MIN.) have been extracted from the horizontal synctronuing signal from pin 7 (EXSI). and the nin 28 (EXTV) output is changed to H level. Hence, the pin 28 output serves as a detector signal which is H when no external video sugral is applied and L when a signal is applied.

The same 18YNC composite synchronousse, signal as the passed from pin 3 (KNPI), to pas 4 (FH) via the horizontal synchronizing signal processing circuit. This FI is then applied to the PAL pulse generator together with the halved and severted CKII, and is PAL pulse coupted signal exercised CKII, and is PAL pulse coupted signal excited to the part of the passed of about 450m and which is triggered by the FII testing degle is Ostamed from pin 1F (PAL PULSS). (Delay time: 0 to 450m). Furthermore, the HSYNC (composite synchronizing signal) obstaned from


INHS, and the CKI1 inverted signal passed via the counter are applied to the burst gate generator. The HSYNG 3 changed to La the trailing edge, and back to H after counting CKI1 by 17 (pulse width of 3.6 to 3.8 gasec), resulting in output of BGP from pin 16 for use in burst ATT circuit with the same burst gate generator is about used to generate BGP2 and BGPI computs for control of the m in 19 / m 21 cope drain outputs.

Relevant waveforms are shown in Photo, 13-24

burst sampling circuit.



Fig. 1356 Relevant waveforms in computer mode



(Computer mode)








· External video and superimpose modes

The gate array internal connections in external video and superimpose modes are outlined in Fig. 13-59: The vertical and composite synchronizing signals separated from the external video samel are applied to pins 13 and 14 (VSYNC and HSYNC). and the same negative vertical and horizontal synchronizing signals as in computer mode are passed to the RGB terminal by IC109 and IC106 These synchronizing signals are thus synchronized with the external video surnal. The color subcorrier (4.433618MHz) synchronized with the color synchronizing steral in the external video signal is passed from the color subcarrier oscillator to re-17 (CKI1). The composite synchronizing signal separated from the external video signal is passed to pin 7 (EXSI). Horszontał synchronizing rignal noise is removed by passing the input signal to G8. a frequency divider (1/272), and FF4. Since the pulse width of the G8 output is extremely narrow. this width is increased to about 3.5usec by FF3. In external video and superimpose modes, the horisontal synchronising signal frequency (pulse width approximately 3.5usec) is obtained from rim 3(EXHPI)

The signal synchronized with the pin 3 output and applied to pin 4 is generated by the horizontal synchronizing sunal processing circuit. This genal is applied to a frequency divider (1/4) in the rate array before being passed to the phase comperator as a 3.906kHz reference signal. When the external signal is the standard rignal, the VCO output is 10.6785MHz and is applied to min 29 (CKI2) The CKII inverted signal passed via the counter

and the HSYNC obtained from EXSI are applied to the burst gate pulse generator, resulting in output of BGP from pin 16, BGP1 from pin 21, and BGP2 from nm 19. The LMITTE signal from the cate array (IC3) is nessed to vin 22, the CASON signal from PPI (IC4) is passed to pin 31, and the RESET signal is applied to pin 27. If LMUTE is changed to H when CASON and RST are also at H, an L output is obtained from pin 32 RMUTE And if RST is changed to L, the RMUTE output is changed to H. This circuit is used to control muting of external sudio signals. Otherwise, the circuit operates in the same way as in computer mode, See Fig. Photo, 13-25 for relevant waveforms



video and picture synthesis modes)

190

13 21 RF Modulator

13. 21 RF Modulator

Buffer S and clamp circuit 2
 Part of the video output from the VIDEO OUT terminals is applied to the VIDEO input of the RF modulator with the front edge of the synchronis

ing signal clamped at 0V by Q284 and Q288. The RF modulator input is maintained at 1Vp-p by the VIDEO connector break switch when the VIDEO OUT terminals are left open (since the video output signal is 2Vp-p), and by terminating by R293 (75 ohms) when the VIDEO OUT cable is not connected.

Mixing/pre-emphasis circuit
 The AUDIO OUT left and right channel signals are mixed as monaural signals by R360 and R361, and the high end of the signal is boasted (time constant of 50usce) by the pre-emphasis circuit consisting of 9814 and Q811. The signal is then limited (to prevent overmodulation) by the D113 and D114 debades before being passed to the

13. 22 THROUGH Switch

THROUGH switch function

The THROUGH switch is used to switch value and untile (left and right channel) signals to the and mutic (left and right channel) signals to the unternal circuits (NORMAL) where superimposing, some of the count mixing, and other processing is executed before the signals are passed to the output, or discussly to the video and analot (left, and right channel) outputs bypossing the internal circuits channel outputs bypossing the internal circuits (THRU). Since there is a number of circuits to be switched together with the power supply, a special relay with internated plunger and switch is

used.
This relay includes the equivalent of two plangers
PMI and FMZ. The unit is switched to through
mode when PMI is on, and to normal mode
when PM2 is on. (Needless to say, FMI and FM2
compat be activated simulationeously). Also note
that the plangers need to be activated by single
pulses, so connective switching can result in Epiloles, so connective witching can result in the

When the power is off, the THROUGH switch is put into the THROUGH posttion irrespective of the video/audio switch S101 position (see Table 13-61). And when the power is switched on, the THROUGH switch is switched to NORMAL or




Fig. 13-60 RF modulator



Table 13:14 Through switch pourtien

POWER VIDEO - POSITION OFF X THROUGH NORMAL NORMAL ON THROUGH THROUGH

THROUGH switch circuit

The THROUGH switch circuit consists of the THROUGH 1984 (RY102), a charge strongs circuit (D140, D138, C406, and C421), a driver (Q401) and Q402), a switch position detector circuit (RY1027/8), BC115(3/4), and B405), a pulse presenter (D131 11/4, 2/4, 4/4) and delay circuit, a timing execut (Q405, D180, R405, R407, C404), and a videometry circuit, in the case of t

ration of this circuit is outlined below in respect to the timing chart (see Fig. 13-63) If the power is assumed to be switched on at time t1 with RY102 in the THROUGH nosition and \$101 in the NORMAL position prior to time th. an AC waveform will annear at "a", and "e" is motified at a nomitive notential (about -1 V) by the metifier. O400 is turned off, and "h" becomes the conducted power line voltage (H level) due to \$400. D139 is off, and "i" is increased because of the R406/C402 time constant (where R406)-R407). When "i" reaches the IC113(3/4) threshold level (12), "i" is changed to L. and "h" is connected to "k" unce RY102 is in the THROUGH nosition. resulting in "k" being changed to H, and "I" to L. Therefore, "m" is also changed to L. If "i" is changed to L at t2. "n" is changed to H (since "m"

is also at I.), resulting to Q401 being turned on. PM2 heing setimeted (since "n" is changed to L) and RV102 being changed to the NORMAL position of RV102 is changed to NORMAL position at t3, "j" is connected to "k", resulting in "k" being changed to L and "I" being changed to H, thereby increasing the level of "m" (in accordance with the delay circuit). When the "m" level reaches the EC113 threshold level, "n" is changed to L. Q401 is turned off, "p" is changed to H. and the PM is switched off, thereby completing the pluneer drive operation at t4. Since current is passed to PM2 from C406 during the 12 thru 14 interval, the "e" level decreases, but is increased units according to the RALA/C406 time constant after t4. Since "h" is at H and "o" remains at L.

during this series of operations, PM1 is kent off. If \$101 is switched to the THEOLIGH position at 45 the comment circuit is out and "o" is to recovered sharply since C403 is charged up via R413, Q403 is turned on, "h" is changed to L. D139 is turned on. and C402 is discharged, resulting in "i" being changed to L and "i" to H. Since RY102 is still in NORMAL position at this time. "k" is changed to H and "I" and "m" are changed to I. resulting in "h" and "m" being channed to L. "o" being channel to H. O402 being turned on, and followed her DM1 also being turned on with BV102 being switched to the TUPOLICIA position Henre with RY102 in THROUGH position at t6, "k" is changed to L since it is connected to "h", "I" is changed to H. and "m" is increased. When "m" reaches the IC113(2/4) threshold level, "o" is changed to L. Q402 is turned off, and PM1 is turned off to complete the plunger drive operation

as till.
If S101 is switched to NORMAL position at 18,
"g" hecomes negative, and the same sequence of
events from it to 4 to owther RY102 basis to NORMAL position. And if the power is switched
off at 112, "e" becomes zero, "j" in increased, and
RY102 as switched back to NORMAL position by
the same sequence of events from 16 to 17, Date to
the same sequence of events from 16 to 17, Date to
the treatlisted power stapply said the charge storage
on the 17st leptchilding in out effected by a reduction
to the 17st leptchilding.




Fig. 13-62 Thorugh switch circuit




Fig. 13-63 Timing chart

13. 23 Power Supply Circuit The PX-7 power supply circuit consists of a primary coil line filter, a power transformer (T1), and secondary coil rectifier, and a number of regulators to obtain +5V (Vec1), +12V (Vec2), and

-12V (Vec3) The primary coil voltage can be switched to 220V and 240V to enable the PX-7 to be used in different regions. Inserting the T1 primary coil cable connector in J24 sets the voltage to 240V, while inserting in J25 sets the voltage to 220V. HB models have been set to 240V and HE models to 220V prior to shipment from the factory. If for some reason, however, the voltage setting needs to be changed, it will be necessary to open the bonnet and reconnect the connector described above (user servicing not permitted). While the HB model power cable has not been fitted with a plug, HE model has been fitted with the European (continental) plus. The line filter consisting of L105, C414, C415, C416, C418, C419, and C420 reduces

nower line noise for improved operational stability

D127 is the power indicator LED (red), and D133 diode is inserted to prevent back current. The +5V and +12V power lines are regulated by bridge diode D125 and D126, triode regulator IC115 and IC114. The -12V line is regulated in

conformity with the +12V line. IC115 and IC114 include L-shaped current limiters for protection assent overcurrent. And R418 and Q406 are used for overcurrent protection purposes in the -12V line. Note that the +5V +12V, and -12V lines are all opened externally via the various input/output connectors to prevent damage by possible short shorting as a result of user misoperation.




Fig. 13-64 Power supply circuit